STMicroelectronics M95640-WMN6P
- Part No.:
- M95640-WMN6P
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95640-WMN6P.pdf
- Description:
- IC EEPROM 64KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95640-WMN6P from STMicroelectronics is a 64-Kbit serial SPI bus EEPROM organized as 8192 × 8 bits, operating from 2.5 V to 5.5 V supply over –40 °C to +85 °C. It supports up to 20 MHz clock frequency, delivers byte/page write in ≤5 ms (typ. 3.4 ms), and includes a 32-byte lockable identification page for secure parameter storage - used in industrial control firmware storage and embedded configuration retention.
For engineers reviewing the M95640-WMN6P datasheet, M95640-WMN6P pinout, M95640-WMN6P application, or M95640-WMN6P equivalent, key selection considerations include its SO8 (ECOPACK2) package, hardware/software write protection architecture, 4M+ write endurance, and 200-year data retention - critical for long-lifecycle IoT edge nodes and automotive body control modules.
Technical Context
The device implements a standard SPI interface with CPOL/CPHA = (0,0) or (1,1) compatibility, using dedicated S (chip select), C (clock), D (data in), Q (data out), W (write protect), and HOLD pins. Internal logic includes a status register with non-volatile BP1/BP0 bits for quarter/half/full memory block protection and SRWD bit enabling hardware-locked status register writes when W is low.
It integrates a high-voltage generator and sequencer for EEPROM programming, Schmitt-trigger inputs for noise immunity, and on-chip power-on reset (POR) that prevents spurious writes during power ramp-up. The identification page (32 bytes) is accessible only via RDID/WRID instructions and can be permanently locked in read-only mode via LID instruction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 64 Kbit (8 Kbytes), organized as 8192 × 8 bits - sufficient for bootloader config, calibration data, and device identity storage in resource-constrained microcontrollers. |
| Page size | 32 bytes - defines minimum write granularity; enables efficient partial updates without erasing full sectors. |
| Write cycle time | ≤5 ms (typ. 3.4 ms) for byte/page write - supports real-time logging at sub-10ms intervals without blocking host MCU execution. |
| Supply voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic systems, eliminating level-shifting in mixed-voltage designs. |
| Data retention | >200 years at +25 °C - ensures firmware parameters remain valid across product lifetime without refresh cycles. |
| Endurance | >4 million write cycles - supports frequent field-updatable settings in industrial HMI and sensor calibration applications. |
| Operating temp | –40 °C to +85 °C - qualified for under-hood automotive ECUs and outdoor industrial gateways. |
Pinout & Package
Package: SO8 (ECOPACK2), 150 mil width, RoHS-compliant surface-mount package with standard 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable signal; falling edge required after power-up before first instruction; deselecting resets internal state except WEL/WIP bits. |
| C | Serial clock | Input timing reference; data latched on rising edge (D), output shifted on falling edge (Q); supports up to 20 MHz operation. |
| D | Serial data input | Carries instruction opcodes, addresses, and write data; MSB-first protocol; sampled on rising edge of C. |
| Q | Serial data output | Provides read data and status register contents; high-impedance when S is high or HOLD is active. |
| W | Write protect | Hardware lock for SRWD, BP1, BP0 bits; when low and SRWD=1, status register becomes read-only - prevents accidental reconfiguration. |
| HOLD | Communication pause | Active-low signal to suspend ongoing SPI transfer without deselecting device; Q goes high-Z, D/C become don't-care. |
| VCC | Supply voltage | 2.5–5.5 V power rail; requires local 10–100 nF decoupling capacitor near pins to stabilize during write cycles. |
| VSS | Ground | Reference for all I/O and internal circuitry; must be low-impedance connection shared with host MCU ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Lockable identification page | 32-byte dedicated memory area accessible only via RDID/WRID/LID instructions - stores immutable device serial numbers or cryptographic keys. |
| Hardware + software write protection | BP1/BP0 bits configure quarter/half/full memory lock; W pin + SRWD bit enforce hardware-level status register freeze - dual-layer security against firmware corruption. |
| Schmitt-trigger inputs | Enhanced noise immunity on S, C, D, HOLD, W pins - eliminates false triggering in electrically noisy environments like motor drives or power supplies. |
| Power-on reset (POR) | Internal POR circuit holds device inactive until VCC exceeds threshold - prevents spurious writes during brown-out or cold-start conditions. |
| ECOPACK2 packaging | Halogen-free, RoHS-compliant SO8 package with optimized thermal performance and solderability - meets IPC-J-STD-020 moisture sensitivity Level 3. |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
|
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined logic rules in programmable logic controllers. IC Role / Device Role / Timing Role: Non-volatile configuration register accessed via SPI during boot and runtime reconfiguration. Use Value: Enables field-upgradable logic without firmware reflashing; 200-year retention guarantees parameter integrity across 15+ year equipment lifetimes. |
Use Scenario: Retaining door lock states, mirror position presets, and lighting profiles in vehicle BCMs across ignition cycles. IC Role / Device Role / Timing Role: Dedicated EEPROM for user preference storage, isolated from main MCU flash to avoid wear-out during frequent updates. Use Value: 4M+ write cycles support daily adjustments over 10+ years; –40 °C to +85 °C rating ensures reliability in under-dash environments. |
| Medical Infusion Pump Calibration Data | Smart Energy Meter Firmware Parameters |
|
Use Scenario: Holding flow-rate calibration coefficients, alarm thresholds, and audit logs in Class II medical devices requiring traceable data history. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated operational parameters with permanent ID page locking capability. Use Value: LID instruction locks calibration data read-only post-certification; >200-year retention satisfies ISO 13485 long-term recordkeeping requirements. |
Use Scenario: Storing tariff schedules, meter serial number, and communication credentials in ANSI C12.22-compliant smart meters deployed in utility grids. IC Role / Device Role / Timing Role: Trusted parameter vault with hardware write protection (W pin) preventing unauthorized credential modification via SPI bus. Use Value: Dual protection (software BP bits + hardware W/SRWD) blocks remote exploit attempts targeting configuration memory over DLMS/COSEM interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25640B-MAU-Y | Same 64 Kbit SPI EEPROM, but operates at 1.8–5.5 V; lacks identification page and LID locking function. | No secure ID storage capability; unsuitable where immutable device identity or cryptographic key binding is required. | Select if wider voltage range is needed and ID page functionality is unnecessary - e.g., basic sensor node config storage. |
| BR24G64FJ-3GE2 | I²C interface (not SPI); 1.7–5.5 V; includes built-in error correction (ECC) but no HOLD pin or identification page. | Incompatible with SPI-based host MCUs; ECC improves reliability but adds latency; no hold functionality limits multi-master arbitration. | Choose only for I²C-native designs prioritizing ECC over SPI compatibility and advanced protection features. |
Compared with AT25640B-MAU-Y and BR24G64FJ-3GE2, M95640-WMN6P uniquely combines SPI speed (20 MHz), hardware-enforced ID page locking, and dual-layer write protection - making it optimal for safety-critical, field-upgradable embedded systems requiring both performance and security.
Availability
M95640-WMN6P is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and medical device manufacturing requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for M95640-WMN6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
M95640-WMN6P belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, high-reliability non-volatile storage in harsh environments - emphasizing data integrity, security, and long-term parametric stability.
FAQ
What is the function of the HOLD pin on M95640-WMN6P?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When driven low while chip select (S) is active, Q goes high-impedance and D/C are ignored, allowing the host MCU to service higher-priority interrupts. Communication resumes on HOLD release, preserving clock phase alignment - essential for deterministic real-time systems.
How does the identification page differ from main memory?
The identification page is a separate 32-byte memory region accessible only via RDID/WRID instructions - not through standard READ/WRITE commands. It supports permanent read-only locking via the LID instruction, and its contents survive full memory erase. This makes it ideal for storing immutable device identifiers, cryptographic keys, or calibration certificates that must resist accidental or malicious overwrite.
Can M95640-WMN6P be used with a 1.8 V microcontroller?
No - M95640-WMN6P is the 2.5–5.5 V variant ('W' suffix). For 1.8 V operation, ST offers M95640-R (1.8–5.5 V) or M95640-DF (1.7–5.5 V). Using M95640-WMN6P with a 1.8 V host violates VIL/VIH thresholds and risks unreliable communication or damage due to insufficient noise margin on input pins.
What happens if the W pin is left floating?
Leaving W floating violates the absolute maximum ratings and may cause unpredictable behavior: the SRWD bit could inadvertently enable hardware protection, locking the status register and blocking future BP1/BP0 updates. ST specifies W must be actively driven high or low - typically pulled high via 10 kΩ resistor unless hardware write protection is intentionally enabled.
M95640-WMN6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95640-WMN6P FAQ
1.How can I place an order for M95640-WMN6P through Aetrix?
Please submit a Request for Quotation (RFQ) for M95640-WMN6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95640-WMN6P reliable?
The price and inventory of M95640-WMN6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-WMN6P is usually 5 days.
3.What payment methods are accepted for M95640-WMN6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-WMN6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95640-WMN6P?
M95640-WMN6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95640-WMN6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95640-WMN6P?
For technical support, including M95640-WMN6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-WMN6P requirements.
6.How does Aetrix verify that M95640-WMN6P is sourced from the original manufacturer or authorized distributors?
All M95640-WMN6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-WMN6P meets industry standards.
7.What is the process for return or replacement of M95640-WMN6P?
All M95640-WMN6P units undergo pre-shipment inspection (PSI). If there is an issue with M95640-WMN6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95640-WMN6P part is unused and in its original packaging.
Return procedure for M95640-WMN6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95640-WMN6P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
