Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95M02-DWMN3TP/K

Name: M95M02-DWMN3TP/K
Brand: STMicroelectronics
SKU: M95M02-DWMN3TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95M02-DWMN3TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M95M02-DWMN3TP/K.pdf

Description:: IC EEPROM 2MBIT SPI 10MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,879

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95M02-DWMN3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 automotive serial SPI EEPROM with 2 Mbit (256 Kbyte) capacity, 256-byte page size, and operation up to 125 °C at 2.5–5.5 V supply. It features embedded ECC for data integrity, programmable block write protection (1/4, 1/2, or full memory), and a dedicated 256-byte lockable Identification page for device ID and application parameters. Used in engine control units, ADAS sensor modules, and battery management systems requiring high-temperature nonvolatile storage.

For engineers reviewing the M95M02-DWMN3TP/K datasheet, M95M02-DWMN3TP/K pinout, M95M02-DWMN3TP/K application, or M95M02-DWMN3TP/K equivalent, key selection criteria include automotive-grade temperature rating (−40 °C to +125 °C), SPI clock support up to 10 MHz at 4.5–5.5 V, 4 million write cycles at 25 °C, 100-year data retention, and hardware-based write protection via W and HOLD pins.

Technical Context

The M95M02-DWMN3TP/K implements a true EEPROM array organized as 1024 pages × 256 bytes, with built-in Error Correction Code logic enhancing bit-level reliability during read operations. Its SPI interface supports CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, with input latching on rising clock edge and output shifting on falling edge.

Protocol control relies on edge- and level-sensitive Chip Select (S) to prevent spurious commands after power-up; Write Enable Latch (WEL) must be set before any WRITE, WRSR, WRID, or LID instruction executes. The Status Register includes WIP (busy flag), WEL (write enable state), BP1/BP0 (block protection configuration), and SRWD (Status Register write disable) bits tied to the W pin for dual-layer protection.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	2 Mbit (262,144 × 8 bits), organized as 1024 pages of 256 bytes - enables efficient firmware patching and parameter logging without full-erase overhead.
Operating Temperature	−40 °C to +125 °C - qualified per AEC-Q100 Grade 0, suitable for under-hood automotive ECUs and powertrain modules.
SPI Clock Frequency	Up to 10 MHz at VCC ≥ 4.5 V and T ≤ 105 °C; 5 MHz at VCC ≥ 2.5 V and T = 125 °C - ensures deterministic timing margins in high-speed microcontroller interfaces.
Write Endurance	4 million cycles at 25 °C; 1.2 million at 85 °C; 100 k at 125 °C - supports frequent calibration updates in thermal-critical applications.
Data Retention	100 years at 25 °C - guarantees long-term storage of vehicle VIN, calibration coefficients, and odometer values over product lifetime.
Write Protection	Hardware-enabled via W pin + SRWD bit; software-configurable BP1/BP0 bits protect 0%, 25%, 50%, or 100% of main array plus Identification page - prevents accidental overwrite of safety-critical data.
ESD Rating	3000 V HBM - meets automotive board-level robustness requirements for assembly and field operation.

Pinout & Package

Package: SO8N (8-lead plastic small outline, 150 mil body width), RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
C	Serial Clock input	Synchronizes all SPI transfers; rising edge latches input (D), falling edge outputs data (Q); Schmitt trigger input rejects noise.
D	Serial Data input	Receives instruction opcodes, address bytes, and write data; MSB-first, sampled on rising C edge.
Q	Serial Data output	Outputs read data, status register contents, or identification bytes; high-impedance when S is high or HOLD is active.
S	Chip Select input	Edge- and level-sensitive enable: falling edge initiates command decode; must remain low across full byte boundary for valid execution.
HOLD	Communication pause control	Halts ongoing SPI transfer without deselecting device; requires C low to activate; resumes on HOLD high + C low.
W	Write Protect input	Hardware lock for Status Register when SRWD = 1; disables WRSR if W = low, freezing BP1/BP0 and SRWD configuration.
VSS	Ground reference	Common return for all signals and VCC; required for stable logic thresholds and ESD path integrity.
VCC	Supply voltage	2.5–5.5 V operation; supports direct connection to 3.3 V or 5 V MCU rails; internal regulation enables consistent timing across voltage range.

Key Features

Feature	Design Value
Embedded ECC logic	Corrects single-bit errors and detects double-bit errors in real time during READ operations - eliminates need for external error-handling firmware layers.
Identification Page	256-byte dedicated area storing ST-manufactured device ID (0x20, 0x00, 0x12) and user-defined parameters - enables secure boot verification and field-upgrade tracking.
Lockable Identification Page	RDID/WRID/LID instructions allow permanent read-only locking of entire Identification page - prevents tampering with calibration or security keys post-deployment.
Short write cycle time	≤5 ms for both byte and page writes - reduces MCU wait states and improves system responsiveness during parameter updates.
Schmitt trigger inputs	Applied to C, D, S, HOLD, and W pins - ensures reliable signal recognition in noisy automotive environments with slow-rising/falling edges.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing and updating real-time fuel injection maps, knock sensor calibration offsets, and OBD-II diagnostic trouble codes (DTCs) across vehicle lifetime.

IC Role / Device Role / Timing Role: Nonvolatile parameter store interfaced directly to MCU's SPI peripheral; accessed during idle periods or ignition-off save routines.

Use Value: AEC-Q100 Grade 0 qualification and 125 °C operation ensure data persistence during prolonged under-hood thermal soak; 4M write cycles support daily recalibration over 10+ years.

Use Scenario: Logging radar sensor fusion metadata, camera lens distortion coefficients, and lane-departure warning thresholds in autonomous driving modules.

IC Role / Device Role / Timing Role: High-integrity configuration repository synchronized with CAN FD messages; ECC-protected reads prevent corrupted sensor initialization.

Use Value: Embedded ECC and 100-year data retention guarantee accuracy of safety-critical calibration data across vehicle service life without periodic refresh.

Battery Management System (BMS)

Electric Power Steering (EPS)

Use Scenario: Recording cell voltage imbalance history, thermal runaway event logs, and SOC/SOH estimation parameters in high-voltage traction battery packs.

IC Role / Device Role / Timing Role: Fault-tolerant backup memory co-located with analog front-end; retains data during main MCU brown-out or reset events.

Use Value: Hardware write protection (W pin + SRWD) prevents accidental erasure of safety-critical fault logs during firmware updates or communication glitches.

Use Scenario: Storing torque assist profiles, steering angle offset corrections, and motor phase alignment data in steer-by-wire control units.

IC Role / Device Role / Timing Role: Low-latency SPI slave supporting <5 ms parameter load at startup; HOLD pin enables seamless handover between MCU cores during fail-safe transitions.

Use Value: 5 MHz SPI capability at 125 °C allows deterministic timing even during peak motor heating; SO8N package fits constrained EPS module PCB space.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4 Mbit density, no embedded ECC, max 85 °C operating temp, no Identification page	Lacks AEC-Q100 qualification and high-temp endurance; suitable only for industrial or consumer-grade modules	Select only if higher density is required and automotive temperature grade is not mandatory.
BR24G256FJ-3GE2	I²C interface (not SPI), 256 Kbit density, −40 °C to +105 °C, no HOLD pin or Identification page	Requires I²C-capable MCU; insufficient capacity for full ECU map storage; lacks automotive-grade 125 °C support	Consider only for cost-sensitive, non-safety-critical subsystems with existing I²C infrastructure.

Compared with AT25DF041A-SSH-T and BR24G256FJ-3GE2, the M95M02-DWMN3TP/K uniquely delivers AEC-Q100 Grade 0 compliance, 125 °C operation, embedded ECC, and a lockable Identification page - making it the sole choice for safety-critical automotive firmware and calibration storage where data integrity and thermal resilience are non-negotiable.

Availability

M95M02-DWMN3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS sensor modules, battery management systems, and electric power steering controllers requiring stable component supply across extended automotive lifecycles.

Supply support for M95M02-DWMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.

The M95M02-DWMN3TP/K belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for mission-critical data storage in harsh-temperature environments where reliability, longevity, and functional safety are paramount.

FAQ

What is the purpose of the Identification Page and how is it secured?

The Identification Page is a dedicated 256-byte memory region containing ST's device ID (0x20, 0x00, 0x12) and user-programmable application data. It is secured via RDID, WRID, and LID instructions - once locked using LID, the entire page becomes permanently read-only, preventing modification of calibration keys or security identifiers in deployed systems.

How does the HOLD pin function during active SPI communication?

The HOLD pin pauses SPI communication without deselecting the device: it activates only when HOLD is driven low while Serial Clock (C) is low, placing Q in high-impedance and ignoring D and C transitions. Communication resumes when HOLD returns high and C is low - enabling multi-master arbitration or MCU interrupt servicing without command loss or reinitialization.

Can the Status Register be write-protected independently of the main memory array?

Yes. The Status Register is protected via the SRWD bit combined with the W pin: when SRWD = 1 and W = low, Status Register writes (WRSR) are blocked, freezing BP1/BP0 protection settings and SRWD state. This allows main memory block protection to persist even if firmware attempts unauthorized reconfiguration - a critical feature for ASIL-B/C systems.

What SPI modes does the M95M02-DWMN3TP/K support and how are they configured?

The device supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. Both use rising-edge input sampling and falling-edge output shifting. Mode selection is handled entirely by the host MCU's SPI peripheral configuration - no device-side mode pins or registers exist. The logic diagram (Figure 1) confirms compatibility with standard SPI controllers without protocol translation.

M95M02-DWMN3TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Mbit

Memory Organization:: 256K x 8

Memory Interface:: SPI

Clock Frequency:: 10 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M95M02-DWMN3TP/K FAQ

1.How can I place an order for M95M02-DWMN3TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95M02-DWMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95M02-DWMN3TP/K reliable?

The price and inventory of M95M02-DWMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95M02-DWMN3TP/K is usually 5 days.

3.What payment methods are accepted for M95M02-DWMN3TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95M02-DWMN3TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95M02-DWMN3TP/K?

M95M02-DWMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95M02-DWMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95M02-DWMN3TP/K?

For technical support, including M95M02-DWMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95M02-DWMN3TP/K requirements.

6.How does Aetrix verify that M95M02-DWMN3TP/K is sourced from the original manufacturer or authorized distributors?

All M95M02-DWMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95M02-DWMN3TP/K meets industry standards.

7.What is the process for return or replacement of M95M02-DWMN3TP/K?

All M95M02-DWMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95M02-DWMN3TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95M02-DWMN3TP/K part is unused and in its original packaging.

Return procedure for M95M02-DWMN3TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…