Analog Devices Inc./Maxim Integrated MAX11165ETC+
- Part No.:
- MAX11165ETC+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
MAX11165ETC+.pdf
- Description:
- IC ADC 16BIT SAR 12TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:226
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX11165ETC+ from Maxim Integrated is a 16-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with integrated ±6ppm/°C internal reference, 92.4dB SNR, ±0.6 LSB INL (typ), and unipolar 0 to 5V input range. It operates from a 5V analog supply and 2.3V–5.25V digital supply, delivering high-precision data acquisition in compact industrial sensor interfaces.
For engineers reviewing the MAX11165ETC+ datasheet, MAX11165ETC+ pinout, MAX11165ETC+ application, or MAX11165ETC+ equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative parts with documented functional and interface differences.
Technical Context
The MAX11165ETC+ implements a true pseudo-differential sampling architecture with 6MHz small-signal bandwidth and 1µs acquisition time, enabling accurate multiplexed channel sampling. Its internal reference buffer drives the REF pin with ±500µV offset (typ) and ±4µV/°C drift, supporting stable 16-bit conversion without external buffering in reference mode 0.
It uses an SPI-compatible serial interface with daisy-chain capability and busy indicator output, operating at logic levels from 2.3V to 5V. The device supports four configurable reference modes-internal bandgap only, internal buffered, external reference with internal buffer, or fully external-each requiring distinct decoupling (e.g., 10µF on REF, 0.1µF on REFIO).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution & Linearity | 16-bit no-missing-codes; ±0.6 LSB INL (typ) ensures monotonicity and <0.001% full-scale error across temperature. |
| Dynamic Performance | 92.4dB SNR and –104.2dB THD at 10kHz enable high-fidelity signal capture in precision instrumentation. |
| Throughput & Timing | 250ksps sample rate with 3.0µs max conversion time and 1µs acquisition window supports real-time control loop sampling. |
| Reference Accuracy | ±6ppm/°C internal reference tempco and ±0.004 LSB/°C gain error drift maintain calibration stability over –40°C to +85°C. |
| Power Consumption | 19mW at 250ksps (VDD = 5V, OVDD = 3.3V); 10µA shutdown current enables low-power wake-on-event architectures. |
| Analog Input Range | 0V to +5V unipolar (K = 5.000/4.096 scaling), with AIN– limited to –0.1V to +0.1V for true pseudo-differential operation. |
| Supply Flexibility | Separate 4.75–5.25V analog (VDD) and 2.3–5.25V digital (OVDD) rails simplify mixed-signal power domain partitioning. |
Pinout & Package
The MAX11165ETC+ is housed in a 12-pin, 3mm × 3mm TDFN package with exposed pad (EP) thermally connected to PCB ground. Pin numbering follows top-view orientation with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| REFIO | Reference I/O | Internal bandgap output / external reference input; requires 0.1µF ceramic bypass to AGNDS for noise filtering. |
| REF | Reference Buffer Output | Low-impedance buffered reference output; must be decoupled with ≥10µF X5R/X7R ceramic capacitor to AGNDS. |
| VDD | Analog Power Supply | 4.75–5.25V analog rail; bypass with 0.1µF + 10µF capacitors per device to suppress switching noise. |
| AIN+, AIN– | Pseudo-Differential Analog Inputs | Sampled simultaneously; AIN– serves as common-mode reference (–0.1V to +0.1V range) for remote-sense applications. |
| CNVST | Convert Start Input | Rising edge initiates conversion; falling edge with SCLK high enables serial interface-enables precise timing synchronization. |
| DOUT, DIN, SCLK | SPI-Compatible Serial Interface | Supports daisy-chaining; DOUT valid on SCLK falling edge; DIN latched on rising edge-no external level shifters needed for 2.3–5V logic. |
| OVDD | Digital Power Supply | 2.3–5.25V interface rail; independent of VDD allows flexible MCU/FPGA voltage domain interfacing. |
| AGNDS | Analog Ground Sense | Zero-current reference node for internal DAC and reference circuitry; must connect to clean analog ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Reference Buffer | Eliminates need for external op-amp buffer in reference mode 0, reducing BOM count and layout area by >30%. |
| Input Overvoltage Clamp | Protects against ±20mA fault current up to –300mV / (VDD + 300mV); enables robust front-end design without discrete TVS diodes. |
| Multi-Mode Reference Configuration | Four software-selectable reference modes (0–3) allow shared reference across multiple ADCs or seamless migration to external ultra-low-noise references. |
| Low-Noise Input Stage | 0.5 LSBRMS input-referred noise and 92.4dB SNR support sub-100µV resolution in 0–5V span-critical for strain gauge and RTD readouts. |
| Small-Signal Bandwidth | 6MHz input bandwidth ensures <0.001% settling error within 1µs acquisition window-even when driving through 10Ω series resistor + 4.7nF filter. |
Applications
| Data Acquisition Systems | Industrial Control Systems |
|---|---|
Use Scenario: High-channel-count modular DAQ modules acquiring sensor data from thermocouples, pressure transducers, and current shunts. IC Role / Device Role / Timing Role: Primary 16-bit SAR ADC with internal reference; handles single-ended or pseudo-differential inputs with 250ksps aggregate throughput per channel. Use Value: Eliminates external reference IC and buffer amplifier, reducing system cost by $1.20/unit and PCB area by 18mm² while maintaining 16-bit linearity over –40°C to +85°C. |
Use Scenario: PLC analog input modules performing real-time monitoring of motor currents, valve positions, and environmental sensors. IC Role / Device Role / Timing Role: Precision ADC in isolated analog front-end; synchronized via CNVST to PLC scan cycle for deterministic sampling. Use Value: ±0.6 LSB INL and 92.4dB SNR ensure <0.001% measurement uncertainty in 4–20mA loop diagnostics and predictive maintenance analytics. |
| Medical Instrumentation | Automatic Test Equipment |
Use Scenario: Portable ECG and patient vital sign monitors requiring low-power, high-SNR analog signal digitization. IC Role / Device Role / Timing Role: Low-noise ADC in battery-powered front-end; enters 10µA shutdown between measurements to extend runtime. Use Value: 0.5 LSBRMS noise and 19mW active power enable >12-hour battery life in handheld devices while resolving microvolt-level bio-potentials. |
Use Scenario: PXI-based ATE systems validating mixed-signal ICs with fast, repeatable DC and AC parameter testing. IC Role / Device Role / Timing Role: Calibration-grade ADC in metrology subsystem; daisy-chained with 7 other MAX11165ETC+ for 8-channel simultaneous sampling. Use Value: Daisy-chain SPI interface reduces controller GPIO count by 7 pins; 3.0µs conversion time enables 333ksps effective throughput per chain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, external reference only; no internal reference or buffer; requires 2.5–5V AVDD/DVDD; 0.95LSB INL (max) | Higher speed but lacks integrated reference-requires external REF5040 + OPA320, increasing BOM and layout complexity. | Select when >250ksps throughput is mandatory and board space allows separate reference/buffer circuitry. |
| AD7960BCPZ-RL7 | 18-bit, 5MSPS, pseudo-differential, external reference only; 1.25LSB INL (max); requires LVDS interface and FPGA receiver logic. | Targeted at high-resolution oscilloscope and spectrum analyzer front-ends-not drop-in compatible due to interface and supply requirements. | Choose only for applications demanding >16-bit ENOB at >1MSPS where system already includes LVDS-capable processing. |
Compared with ADS8860IDRCT and AD7960BCPZ-RL7, the MAX11165ETC+ delivers optimal balance of integration (internal reference + buffer), precision (±0.6 LSB INL), and ease of use (SPI interface, 2.3–5V logic compatibility), making it ideal for space-constrained industrial and medical DAQ where 250ksps suffices.
Availability
MAX11165ETC+ is available at Aetrix Electronics and suitable for data acquisition systems, industrial control systems, and medical instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for MAX11165ETC+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-frequency ICs for industrial, medical, and communications applications.
The MAX11165ETC+ belongs to Maxim's high-accuracy SAR ADC family targeting applications needing integrated references, low power, and small footprint-designed specifically for sensor signal conditioning in harsh environments.
FAQ
What is the maximum sampling rate of the MAX11165ETC+ and how is it achieved?
The MAX11165ETC+ achieves a maximum throughput rate of 250ksps with no pipeline delay or latency. This is accomplished using an internally clocked SAR architecture that completes conversion in ≤3.0µs after the CNVST rising edge, followed by a 1µs acquisition period-enabling deterministic timing for real-time control loops. The MAX11165ETC+ maintains full 16-bit accuracy at this rate without performance degradation.
Does the MAX11165ETC+ require external components for its internal reference to function properly?
Yes-the MAX11165ETC+ requires specific external capacitors to stabilize its internal reference. In reference mode 0, a 0.1µF ceramic capacitor must be placed between REFIO and AGNDS, and a ≥10µF X5R/X7R ceramic capacitor must be placed between REF and AGNDS. These values are mandatory per the datasheet to ensure ±6ppm/°C tempco and 92.4dB SNR performance. Omitting either capacitor degrades reference stability and increases noise.
Can the MAX11165ETC+ interface directly with a 1.8V microcontroller?
No-the MAX11165ETC+ digital interface (DIN, SCLK, CNVST, DOUT) operates at OVDD voltage levels from 2.3V to 5.25V. Its VIH threshold is 0.7 × OVDD and VIL is 0.3 × OVDD, so with OVDD = 2.3V, VIH = 1.61V minimum-insufficient for reliable 1.8V logic high detection. To interface with a 1.8V MCU, a level-shifting buffer such as TXB0108 or dedicated SPI level translator is required.
How does the MAX11165ETC+ handle overvoltage conditions on the analog inputs?
The MAX11165ETC+ features integrated input clamps that activate when AIN+ exceeds –300mV or (VDD + 300mV). Within the safe range (–100mV to VDD + 100mV), clamp leakage is negligible (<10nA). During overvoltage, clamps limit fault current to ±20mA-requiring an external series resistor (RS) to constrain current per RS = (VFAULTMAX – 7V)/20mA. This eliminates need for discrete TVS diodes in most industrial front-ends.
What is the purpose of the AGNDS pin on the MAX11165ETC+ and how should it be connected?
The AGNDS pin on the MAX11165ETC+ serves as the zero-current reference node for the internal DAC, reference buffer, and REFIO/REF circuitry. It must be connected directly to the clean analog ground plane-not shared with digital or power ground-and routed separately from GND to avoid noise coupling. Incorrect AGNDS connection causes reference instability and increased INL error beyond ±0.6 LSB specification.
MAX11165ETC+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 2.3V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 12-TDFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX11165ETC+ FAQ
1.How can I place an order for MAX11165ETC+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX11165ETC+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX11165ETC+ reliable?
The price and inventory of MAX11165ETC+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX11165ETC+ is usually 5 days.
3.What payment methods are accepted for MAX11165ETC+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX11165ETC+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX11165ETC+?
MAX11165ETC+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX11165ETC+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX11165ETC+?
For technical support, including MAX11165ETC+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX11165ETC+ requirements.
6.How does Aetrix verify that MAX11165ETC+ is sourced from the original manufacturer or authorized distributors?
All MAX11165ETC+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX11165ETC+ meets industry standards.
7.What is the process for return or replacement of MAX11165ETC+?
All MAX11165ETC+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX11165ETC+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX11165ETC+ part is unused and in its original packaging.
Return procedure for MAX11165ETC+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX11165ETC+ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

