My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX11190ATE+
- Part No.:
- MAX11190ATE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
MAX11190ATE+.pdf
- Description:
- DUAL, 2.2V TO 3.6V, 12-BIT, 3MSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,016
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX11190ATE+ from Maxim Integrated is a 4-channel, dual, simultaneous-sampling, 12-bit SAR ADC with two independent 2-channel ADC cores, 3Msps throughput, 72dB SNR, and operation from 2.2V to 3.6V supply. It features dual SPI-compatible serial outputs (DOUTA/DOUTB), external reference inputs (REFA/REFB), and is designed for high-precision motor control and real-time data acquisition systems.
For engineers reviewing the MAX11190ATE+ datasheet, MAX11190ATE+ pinout, MAX11190ATE+ application, or MAX11190ATE+ equivalent, key selection criteria include simultaneous sampling capability across two independent analog input pairs, low 10.5mW power at full speed, -40°C to +125°C industrial temperature range, and dedicated OVDD for interfacing with 1.5V–3V digital logic.
Technical Context
The MAX11190ATE+ integrates two independent 12-bit SAR ADCs sharing a common 3-wire SPI interface but with separate DOUTA and DOUTB outputs-enabling true parallel readout without interleaving delay. Each core accepts single-ended inputs (AIN1A/AIN2A and AIN1B/AIN2B) referenced to its own external voltage (REFA/REFB).
It employs simultaneous track-and-hold sampling per core, achieving 150ps aperture delay matching between channels, and supports 16-cycle conversion timing with no pipeline latency. Power management includes a 2.6µA deep power-down mode activated via CS control, with fast wake-up synchronized to the next SCLK edge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit straight-binary output; LSB = VREF / 4096, enabling ±0.5 LSB INL accuracy over temperature. |
| Sampling Rate | 3Msps maximum throughput per ADC core; no pipeline delay ensures deterministic latency for closed-loop control. |
| SNR | 72dB typical at 1MHz input; supports >10-bit effective resolution in high-dynamic-range signal chains. |
| Supply Range | 2.2V to 3.6V analog supply (VDD); independent 1.5V–3.6V digital I/O supply (OVDD) enables direct interfacing with low-voltage microcontrollers. |
| Power Consumption | 10.5mW at 3Msps and 2.2V VDD; scales linearly to 5µA/ksps in dynamic power-down mode. |
| Aperture Matching | 150ps channel-to-channel aperture delay matching between ADC A and B cores-critical for phase-coherent multi-sensor acquisition. |
| Operating Temperature | -40°C to +125°C; qualified for under-hood automotive, industrial motor drives, and harsh-environment instrumentation. |
Pinout & Package
The MAX11190ATE+ is housed in a 3mm × 3mm, 16-pin TQFN package with exposed pad (EP) internally connected to GND. The compact footprint supports high-density PCB layouts while maintaining thermal performance (θJA = 48°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DOUTA (Pin 1) | Serial data output for ADC A | MSB-first 12-bit result with leading zero and trailing zeros; synchronous to SCLK falling edge-enables independent capture from first ADC core. |
| DOUTB (Pin 2) | Serial data output for ADC B | Parallel output stream identical in format to DOUTA; allows simultaneous readout of both ADCs without multiplexing overhead. |
| SCLK (Pin 3) | Serial clock input | Drives conversion timing and data shift-out; supports up to 48MHz; compatible with SPI/QSPI/MICROWIRE without level-shifting. |
| GND (Pins 4, 13) | Analog/digital ground reference | Dual ground pins isolate analog return paths; EP must be soldered to solid ground plane for optimal noise immunity and thermal dissipation. |
| AIN1A/AIN2A (Pins 5, 7) | Analog inputs for ADC A | Single-ended channels referenced to REFA; 20pF input capacitance in track mode requires low-impedance driving (<50Ω) for <0.5 LSB settling error. |
| AIN1B/AIN2B (Pins 6, 8) | Analog inputs for ADC B | Independent pair referenced to REFB; enables differential sensor pair acquisition (e.g., current + voltage) with matched timing. |
| REFA/REFB (Pins 9, 10) | Independent reference inputs | Accept 1V to VDD+0.05V; allow different full-scale ranges per ADC core-e.g., ±10V on A, 0–3.3V on B using external buffers. |
| VDD (Pins 11, 12) | Analog power supply | 2.2V–3.6V supply powering SAR cores, sample-and-holds, and internal logic; bypassing required per datasheet layout guidelines. |
| CS (Pin 14) | Chip select (active-low) | Falling edge initiates acquisition; controls power-down entry/exit; defines precise sampling instant for deterministic timing. |
| CHSEL (Pin 15) | Channel select | Selects AIN1A/AIN1B (CHSEL = low) or AIN2A/AIN2B (CHSEL = high); enables 2×2 channel routing without reconfiguring external MUX. |
| OVDD (Pin 16) | Digital I/O supply | Powers CS, CHSEL, SCLK, DOUTA, DOUTB; decoupled from VDD to prevent digital noise coupling into analog section. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent ADC cores with simultaneous sampling | Enables time-aligned acquisition across two sensor pairs-eliminates inter-channel skew in motor phase current/voltage monitoring. |
| Separate REFA and REFB inputs | Allows independent full-scale scaling per core-e.g., high-voltage isolation amplifier on ADC A, low-noise instrumentation amp on ADC B. |
| Dedicated OVDD supply (1.5V–3.6V) | Permits direct connection to 1.8V FPGA I/O banks or 2.5V MCU peripherals without level translators or additional power rails. |
| 150ps aperture delay matching | Ensures sub-degree phase alignment between sampled waveforms-critical for vector-controlled PMSM/BLDC motor algorithms. |
| 2.6µA power-down current | Reduces system standby power in battery-operated condition monitoring nodes; wake-up occurs within one conversion cycle. |
Applications
| Motor Control | Simultaneous Data Acquisition |
|---|---|
Use Scenario: Real-time measurement of three-phase motor currents and DC bus voltage in field-oriented control (FOC) inverters. IC Role / Device Role / Timing Role: Dual-core simultaneous sampling captures current (AIN1A/AIN1B) and voltage (AIN2A/AIN2B) at identical instants-preserving phase relationships for accurate Clarke/Park transforms. Use Value: 150ps aperture matching ensures <0.1° electrical angle error at 20kHz PWM frequency, directly improving torque ripple suppression. | Use Scenario: High-speed vibration analysis using dual accelerometer inputs on rotating machinery. IC Role / Device Role / Timing Role: ADC A and ADC B acquire orthogonal axis sensors synchronously; DOUTA/DOUTB streams feed parallel FFT engines in FPGA. Use Value: 3Msps per core enables 1.5MHz Nyquist bandwidth-capturing bearing fault frequencies up to 750kHz without aliasing. |
| Medical Instrumentation | Process Control |
Use Scenario: Portable ECG monitor acquiring lead I and lead II signals with common-mode rejection enhancement. IC Role / Device Role / Timing Role: REFA and REFB driven by precision low-noise references; simultaneous sampling removes timing-induced common-mode artifacts. Use Value: 72dB SNR and ±1 LSB INL support >10-bit ENOB-meeting IEC 60601-2-27 diagnostic-grade requirements. | Use Scenario: Multi-point temperature and pressure monitoring in chemical reactor control loops. IC Role / Device Role / Timing Role: AIN1A/AIN1B read RTD bridges; AIN2A/AIN2B read 4–20mA loop receivers-all sampled simultaneously for correlated process snapshot. Use Value: Independent REFA/REFB allow 4-wire RTD excitation (2.5V ref) and current-loop sensing (3.3V ref) on same device-reducing component count by 30% vs. discrete solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7380BCPZ-RL7 | 16-pin LFCSP, 4-channel, 12-bit, 4Msps, but single DOUT and no independent REFA/REFB-requires external MUX for dual-core readout. | Lacks true dual-output architecture; unsuitable for time-critical parallel data capture where DOUTA/DOUTB concurrency is mandatory. | Choose AD7380 only if system uses single-processor SPI port and can tolerate sequential readout latency. |
| ADS8900BRGER | 16-pin WQFN, 12-bit, 1Msps, single ADC with integrated reference and no simultaneous dual-channel capability. | No second ADC core or CHSEL functionality-cannot replace MAX11190ATE+ in applications requiring paired sampling of two analog domains. | Select ADS8900 only for cost-sensitive, lower-speed single-channel applications where simultaneous sampling is not required. |
Compared with AD7380BCPZ-RL7 and ADS8900BRGER, the MAX11190ATE+ uniquely delivers concurrent dual-output streaming, independent reference inputs, and 150ps aperture matching-making it the only option for deterministic, phase-coherent dual-sensor acquisition at 3Msps.
Availability
MAX11190ATE+ is available at Aetrix Electronics and suitable for motor control, medical instrumentation, simultaneous data acquisition, and industrial process control requiring stable component supply across extended temperature and long product lifecycles.
Supply support for MAX11190ATE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and high-reliability ICs for industrial, automotive, and medical applications.
The MAX11190ATE+ belongs to Maxim's high-speed SAR ADC product line, engineered specifically for real-time control systems demanding simultaneous multi-channel sampling, ultra-low latency, and robust operation across extended temperature ranges.
FAQ
What is the maximum sampling rate supported by the MAX11190ATE+?
The MAX11190ATE+ supports a maximum sampling rate of 3Msps per ADC core, with no pipeline delay. This is achieved using a 48MHz SCLK and a 16-cycle conversion frame. Both ADC A and ADC B operate concurrently at this rate, delivering fully independent 12-bit results via DOUTA and DOUTB-enabling true parallel acquisition without throughput penalty.
Does the MAX11190ATE+ support independent reference voltages for each ADC core?
Yes, the MAX11190ATE+ provides two dedicated reference inputs: REFA for ADC A and REFB for ADC B. Each accepts 1V to VDD+0.05V and operates independently-allowing different full-scale ranges (e.g., 2.5V for current sensing and 3.3V for voltage monitoring) without external switching or calibration compensation.
How does the CHSEL pin function in the MAX11190ATE+?
The CHSEL pin selects between two analog input pairs: when CHSEL is low, AIN1A and AIN1B are active; when high, AIN2A and AIN2B are sampled. This hardware-based channel selection eliminates software overhead and guarantees identical timing alignment across both ADC cores-critical for correlated measurements like motor phase current and back-EMF.
What is the power consumption of the MAX11190ATE+ at 3Msps?
At 3Msps and VDD = 2.2V, the MAX11190ATE+ consumes 10.5mW total (4.8mA IDD). At VDD = 3.0V, power rises to 16.4mW (5.5mA). Power scales linearly with sample rate in dynamic power-down mode, reaching just 5µA/ksps-making it suitable for duty-cycled sensor nodes where average power must remain below 100µW.
Can the MAX11190ATE+ interface directly with a 1.8V microcontroller SPI port?
Yes, the MAX11190ATE+ supports direct interfacing with 1.8V logic through its dedicated OVDD pin (Pin 16), which powers CS, CHSEL, SCLK, DOUTA, and DOUTB. When OVDD = 1.8V, VIH = 1.35V and VOL = 0.27V meet standard 1.8V SPI thresholds-no level-shifting circuitry is required, simplifying board design and reducing BOM cost.
MAX11190ATE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 3M
- Number of Inputs:
- 4
- Input Type:
- Single Ended
- Data Interface:
- 3-Wire Serial, Microwire, QSPI, SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.2V ~ 3.6V
- Voltage - Supply, Digital:
- 1.5V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-TQFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX11190ATE+ FAQ
1.How can I place an order for MAX11190ATE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX11190ATE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX11190ATE+ reliable?
The price and inventory of MAX11190ATE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX11190ATE+ is usually 5 days.
3.What payment methods are accepted for MAX11190ATE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX11190ATE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX11190ATE+?
MAX11190ATE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX11190ATE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX11190ATE+?
For technical support, including MAX11190ATE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX11190ATE+ requirements.
6.How does Aetrix verify that MAX11190ATE+ is sourced from the original manufacturer or authorized distributors?
All MAX11190ATE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX11190ATE+ meets industry standards.
7.What is the process for return or replacement of MAX11190ATE+?
All MAX11190ATE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX11190ATE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX11190ATE+ part is unused and in its original packaging.
Return procedure for MAX11190ATE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX11190ATE+ Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
