My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX11284ETL+
- Part No.:
- MAX11284ETL+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
MAX11284ETL+.pdf
- Description:
- IC ADC 24BIT DELTA-SIGMA
- Quantity:
- Payment:
- Shipping:
Inventory:4,963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX11284ETL+ from Maxim Integrated is a dual-channel, 24-bit delta-sigma analog-to-digital converter with integrated programmable-gain amplifiers (PGAs), delivering 131dB SNR at 31.25sps in buffer mode and ±1.8V split-supply operation for bipolar input support. It dissipates only 3.6mW per ADC channel and achieves guaranteed 4ppm INL and –120dB THD, enabling high-precision DC/AC measurements in seismic data acquisition and portable medical instrumentation.
For engineers reviewing the MAX11284ETL+ datasheet, MAX11284ETL+ pinout, MAX11284ETL+ application, or MAX11284ETL+ equivalent, key selection considerations include its dual 24-bit resolution with on-chip PGA gain selection (1×–128×), SPI-compatible serial interface, 40-pin TQFN package, and configurable digital filtering (SINC + FIR + IIR) supporting sample rates up to 4ksps.
Technical Context
The MAX11284ETL+ implements a dual independent delta-sigma modulator architecture with separate analog front-ends per channel, each featuring a low-noise (9.1nV/√Hz) or low-power (13.6nV/√Hz) PGA and optional input buffers. Its digital filter chain supports programmable SINC, FIR, and IIR stages with selectable linear or minimum-phase response and a user-configurable high-pass corner down to 0.000375×fDATA.
Each ADC channel operates from independent analog supplies (AVDD_A/AVSS_A and AVDD_B/AVSS_B), allowing mixed single-supply (2.7V–3.6V) or split-supply (±1.8V) configurations, while digital supplies (DVDD_A/DVDD_B) support 2.0V–3.6V logic compatibility. The device includes two general-purpose I/Os (GPIO_A/B), dedicated SYNC/RSTB pins per channel, and RDYB outputs for conversion status signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit dual-channel delta-sigma ADC with no missing codes guaranteed |
| Max Sample Rate | 4ksps per channel with programmable FIR data rates from 31.25sps to 4ksps |
| SNR | 131dB at 31.25sps (buffer mode), 114dB at 2000sps (buffer mode) |
| INL | ±4ppm maximum (guaranteed), ±1ppm typical over full temperature range |
| THD | –120dB minimum at 31.25Hz input (bypass/buffer mode) |
| Power Consumption | 3.6mW per ADC at 1ksps (PGA low-power mode); 1.2μA sleep current per channel |
| Analog Supply Range | Single: 2.7V–3.6V; Split: ±1.8V - enables true bipolar input sampling below ground |
Pinout & Package
MAX11284ETL+ is housed in a 40-pin, 6mm × 6mm × 0.75mm TQFN package with exposed thermal pad. Pin assignments are fully symmetric for dual ADC channels A and B, supporting independent configuration and synchronization.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP_A / AINN_A AINP_B / AINN_B | Differential analog inputs per channel | Support unipolar (0V to VREF) or bipolar (–VREF to +VREF) measurement ranges; high-impedance inputs compatible with buffered or direct high-Z sources |
| REFP_A/REFN_A REFP_B/REFN_B | Reference voltage inputs per channel | Accept 2.0V–VAVDD reference span; common-mode must be within (VAVSS + 1V) to (VAVDD + VAVSS)/2 + 0.1V |
| AVDD_A/AVSS_A AVDD_B/AVSS_B | Independent analog supplies per channel | Enable split-supply operation (±1.8V) for negative input support or single-supply (2.7V–3.6V); AVSS pins serve as local analog ground references |
| DIN / DOUT / SCLK / CSB_A / CSB_B | SPI-compatible serial interface | Supports daisy-chain or independent chip-select operation; 5MHz max SCLK; CSB_A/CSB_B allow per-channel enable |
| RSTB_A / RSTB_B SYNC_A / SYNC_B | Reset and synchronization control | RSTB performs full digital reset; SYNC resets modulator + digital filter - enables precise multi-ADC timing alignment |
| RDYB_A / RDYB_B | Active-low conversion-ready indicator | Asserts low when new data is ready in output register; synchronized to SCLK falling edge |
| GPIO_A / GPIO_B | Configurable general-purpose I/O | Default as digital input with weak pull-up; usable as modulator sync output or system control signal |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PGA with dual noise/power modes | Selectable 9.1nV/√Hz (low-noise) or 13.6nV/√Hz (low-power) input noise; gain options 1×–128× in binary steps |
| Programmable digital filter architecture | Configurable SINC + FIR + IIR chain with linear/minimum-phase FIR, programmable high-pass corner, and stopband attenuation >135dB |
| Self-calibration and system calibration registers | On-chip offset/gain self-calibration; dedicated system offset/gain calibration registers for end-equipment compensation |
| Flexible supply and input range | Single 2.7V–3.6V or split ±1.8V analog supplies; supports input voltages down to VAVSS + 0.05V (bypass mode) |
| Low-power operational states | 1.2μA sleep current per channel; standby current as low as 0.5μA (AVDD) + 0.25μA (DVDD) per channel |
Applications
| Seismic Data Acquisition | Scientific Instrumentation |
|---|---|
Use Scenario: High-resolution digitization of low-amplitude geophone signals in portable field arrays with battery-powered operation. IC Role / Device Role / Timing Role: Dual-channel 24-bit ADC with PGA gain staging and ultra-low THD to preserve microvolt-level signal integrity across wide dynamic range. Use Value: 131dB SNR at 31.25sps enables detection of sub-µV seismic events; 1.2μA sleep current extends field deployment duration between charges. | Use Scenario: Precision DC voltage/current measurement in benchtop multimeters and calibration standards requiring traceable accuracy. IC Role / Device Role / Timing Role: Metrology-grade ADC with ±4ppm INL max and integrated self-calibration to minimize system-level drift and recalibration frequency. Use Value: Guaranteed 4ppm INL and 0.05ppm/°C gain drift reduce calibration overhead; ±1.8V split supplies support true zero-crossing measurements. |
| High-Precision Portable Sensors | Medical Equipment |
Use Scenario: Battery-operated gas analyzers and environmental monitors measuring ppm-level concentrations via low-noise sensor bridges. IC Role / Device Role / Timing Role: Low-power 24-bit ADC with optional input buffering to drive high-impedance bridge sensors without signal degradation. Use Value: Buffer mode reduces input loading error; 3.6mW total power per channel enables >100-hour runtime on coin-cell batteries at 1ksps. | Use Scenario: Patient-worn ECG/EEG modules requiring high CMRR, low noise, and galvanic isolation for safety-critical biosignal capture. IC Role / Device Role / Timing Role: Isolated front-end ADC with 130dB DC CMRR and programmable high-pass filtering to suppress electrode offset drift. Use Value: 130dB CMRDC eliminates common-mode interference from body coupling; FIR/IIR filters remove respiration artifacts without phase distortion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1282IPWR | Single-channel 24-bit delta-sigma ADC; 128ksps max; no integrated PGA; fixed 5V analog supply | Lacks dual-channel parallel acquisition and PGA flexibility; requires external signal conditioning for low-level sensors | Choose ADS1282IPWR when single-channel throughput >4ksps is required and external PGA design is acceptable |
| AD7177-2BRUZ | Dual-channel 32-bit delta-sigma ADC; 10ksps max; integrated PGA; 2.5V–5.5V DVDD; higher power (12mW) | Higher resolution and speed but consumes >3× more power; less suitable for ultra-low-power portable designs | Choose AD7177-2BRUZ when 32-bit resolution and 10ksps are mandatory and power budget allows ≥12mW per channel |
Compared with ADS1282IPWR and AD7177-2BRUZ, the MAX11284ETL+ uniquely balances dual-channel 24-bit precision, integrated PGA configurability, and sub-4mW power consumption - making it optimal for battery-constrained, multi-sensor instrumentation where channel synchronization and low-noise gain staging are critical.
Availability
MAX11284ETL+ is available at Aetrix Electronics and suitable for seismic monitoring systems, portable scientific analyzers, and battery-powered medical diagnostics requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for MAX11284ETL+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, medical, and instrumentation applications.
The MAX11284ETL+ belongs to Maxim's high-accuracy delta-sigma ADC product line, engineered specifically for applications requiring simultaneous high resolution, low power, and flexible analog front-end configuration - such as portable test equipment and distributed sensing networks.
FAQ
What is the maximum sample rate supported by the MAX11284ETL+?
The MAX11284ETL+ supports a maximum sample rate of 4ksps per channel when using the FIR filter. At lower data rates (e.g., 31.25sps), it achieves its highest SNR of 131dB in buffer mode. The device allows independent configuration of digital filter type (SINC/FIR/IIR) and data rate per channel, with FIR filter output rates programmable from 31.25sps to 4ksps.
Does the MAX11284ETL+ support bipolar input voltage ranges?
Yes, the MAX11284ETL+ supports true bipolar input operation via its split-supply capability: analog supplies can be configured as ±1.8V (AVDD = +1.8V, AVSS = –1.8V), enabling differential input ranges from –VREF to +VREF. In this mode, the analog inputs (AINP/AINN) accept signals below ground, which is essential for applications like seismic transducers and AC-coupled sensor interfaces.
How does the PGA on the MAX11284ETL+ operate in low-noise versus low-power mode?
The MAX11284ETL+ PGA offers two distinct operating modes: low-noise mode (9.1nV/√Hz input voltage noise) and low-power mode (13.6nV/√Hz). Both support identical gain settings (1×–128×), but low-noise mode draws ~2.3mA per channel (AVDD), while low-power mode draws ~1.7mA. Mode selection is controlled via register bits and affects both noise floor and quiescent current - critical for optimizing SNR vs. battery life trade-offs.
Can the MAX11284ETL+ be used with external reference voltages?
Yes, the MAX11284ETL+ accepts external reference voltages applied to REFP_A/REFN_A and REFP_B/REFN_B. The reference span must be between 2.0V and VAVDD, and the common-mode voltage must satisfy (VAVSS + 1V) ≤ (REFP + REFN)/2 ≤ (VAVDD + VAVSS)/2 + 0.1V. External references enable system-level ratiometric accuracy and improved stability compared to internal references - commonly used in metrology and calibration equipment.
What is the purpose of the CAPN_A/CAPP_A and CAPN_B/CAPP_B pins on the MAX11284ETL+?
The CAPN_A/CAPP_A and CAPN_B/CAPP_B pins on the MAX11284ETL+ connect to external 10nF C0G capacitors that form the feedback network for the integrated PGA's chopper-stabilized filter stage. These pins are essential for stabilizing the PGA's DC offset and noise performance - omitting or mis-sizing these capacitors degrades INL, offset drift, and THD. Each pair must be placed as close as possible to the respective pins with matched layout.
MAX11284ETL+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 4k
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- MICROWIRE, QSPI, Serial, SPI
- Configuration:
- PGA-ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 2
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2V ~ 3.6V
- Features:
- PGA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 40-TQFN (6x6)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX11284ETL+ FAQ
1.How can I place an order for MAX11284ETL+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX11284ETL+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX11284ETL+ reliable?
The price and inventory of MAX11284ETL+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX11284ETL+ is usually 5 days.
3.What payment methods are accepted for MAX11284ETL+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX11284ETL+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX11284ETL+?
MAX11284ETL+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX11284ETL+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX11284ETL+?
For technical support, including MAX11284ETL+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX11284ETL+ requirements.
6.How does Aetrix verify that MAX11284ETL+ is sourced from the original manufacturer or authorized distributors?
All MAX11284ETL+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX11284ETL+ meets industry standards.
7.What is the process for return or replacement of MAX11284ETL+?
All MAX11284ETL+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX11284ETL+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX11284ETL+ part is unused and in its original packaging.
Return procedure for MAX11284ETL+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX11284ETL+ Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
