Analog Devices Inc./Maxim Integrated MAX113CAG+T
- Part No.:
- MAX113CAG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
MAX113CAG+T.pdf
- Description:
- IC ADC 8BIT FLASH 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,142
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX113CAG+T from Maxim Integrated is a +3V, 4-channel, 8-bit analog-to-digital converter (ADC) using half-flash architecture for 1.8µs conversion time (400ksps), featuring internal track/hold, ratiometric reference support, and 1µA power-down mode - deployed in battery-powered remote data acquisition and portable system-health monitoring.
For engineers reviewing the MAX113CAG+T datasheet, MAX113CAG+T pinout, MAX113CAG+T application, or MAX113CAG+T equivalent, this page delivers verified electrical specs, validated 24-pin SSOP package mapping, confirmed microprocessor-compatible parallel interface behavior, and real-world timing constraints for burst-mode embedded ADC integration.
Technical Context
The MAX113CAG+T implements a two-stage half-flash conversion: first a 4-bit flash ADC generates MSBs and a residue voltage, then an internal DAC and second 4-bit flash stage resolve LSBs - achieving 8-bit resolution with ≤1LSB total unadjusted error. Its analog multiplexer selects among four single-ended inputs under A0–A2 address control.
Digital interface operates in Read Mode (MODE = GND) or Write-Read Mode (MODE = VDD), supporting memory-mapped or I/O-port access without external logic. WR/RDY serves dual function: write-control input or ready-status open-collector output, while INT signals conversion completion with sub-1µs latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit - delivers 256 discrete digital codes over full-scale input range |
| Conversion Time | 1.8µs per channel - enables 400ksps sampling rate in WR-RD mode with tRD < tINTL |
| Total Unadjusted Error | ≤±1LSB - ensures monotonic transfer function and no missing codes across temperature |
| Supply Voltage | +3.0V to +3.6V - single-supply operation compatible with Li-ion and regulated 3.3V systems |
| Power-Down Current | 1µA typical - reduces average power in burst-sampling applications with <900ns wake-up |
| Input Channels | 4 single-ended - IN1 through IN4 selected via A0/A1 address lines; no IN5–IN8 support |
| SINAD | 45dB at 30.273kHz - corresponds to ~7.2 effective bits for AC-coupled sensor signal digitization |
Pinout & Package
MAX113CAG+T is housed in a 24-pin shrink small-outline package (SSOP), 0.154" wide, with 0.025" pitch - footprint-compatible with industry-standard 24-SSOP PCB land patterns and reflow soldering profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 24) | Positive supply rail | Accepts +3.0V to +3.6V; requires 4.7µF + 0.1µF bypassing to GND |
| PWRDN (Pin 23) | Power-down enable | Logic low reduces IDD to 1µA; must be driven to rail (not floating) for lowest current |
| A0, A1 (Pins 22, 21) | Multiplexer address inputs | Select IN1–IN4 (00→IN1, 01→IN2, 10→IN3, 11→IN4); A2 not connected on MAX113 |
| IN1–IN4 (Pins 5, 3, 4, 1) | Analog input channels | Single-ended, 0V to VREF+ range; 32pF input capacitance limits source impedance to ≤1.5kΩ |
| REF+, REF− (Pins 14, 13) | Reference span terminals | Set full-scale (REF+) and zero-scale (REF−) voltages; ratiometric operation supported |
| CS (Pin 16) | Chip-select input | Active-low enable for RD/WR decoding; must be low before initiating conversion |
| RD (Pin 10) | Read strobe / data latch enable | In Read Mode, falling edge latches conversion result to D0–D7 outputs |
| WR/RDY (Pin 15) | Write control or ready status | Configurable: write pulse input (MODE=1) or open-collector RDY output (MODE=0) |
| INT (Pin 11) | Interrupt output | Active-low pulse indicates conversion completion; resets on rising edge of CS or RD |
| D0–D7 (Pins 6, 7, 8, 9, 17, 18, 19, 20) | Three-state data bus | Latched parallel outputs; directly interface to 8-bit µP data bus without glue logic |
| MODE (Pin 5) | Interface mode select | GND = Read Mode (RD-controlled), VDD = Write-Read Mode (WR-initiated, RD-read) |
| GND (Pin 12) | Analog/digital ground | Common return for VDD, REF−, and digital logic; separate AGND/DGND not required |
Key Features
| Feature | Design Value |
|---|---|
| Half-flash conversion architecture | Enables 1.8µs conversion with only 15 comparators - reduces die area and dynamic power vs. full-flash |
| Internal track/hold circuit | Acquires fast analog signals up to 300kHz full-power bandwidth without external components |
| Ratiometric reference configuration | Allows direct use of supply rail as REF+ - eliminates need for precision voltage reference in cost-sensitive designs |
| Microprocessor-compatible parallel interface | Eliminates interface logic: appears as memory-mapped or I/O-port device with three-state D0–D7 |
| Sub-1µs wake-up from power-down | Supports true burst-mode operation: 900ns from PWRDN high to valid data - critical for ultra-low-duty-cycle sensing |
Applications
| Portable Medical Sensors | Battery-Powered Data Loggers |
|---|---|
Use Scenario: Continuous monitoring of ECG or temperature sensors in handheld diagnostic tools with 48-hour battery life. IC Role / Device Role / Timing Role: 4-channel ADC digitizes analog front-end outputs; 1.8µs conversion enables multi-sensor polling within tight power budget. Use Value: 1µA power-down current extends battery life by >20× versus always-on ADCs; ratiometric operation avoids drift from reference IC aging. |
Use Scenario: Environmental parameter logging (temp/humidity/pressure) in field-deployed IoT nodes with solar charging. IC Role / Device Role / Timing Role: ADC samples sensor outputs every 10 seconds during brief wake-up windows; internal track/hold captures transients during acquisition. Use Value: 900ns wake-up latency minimizes active time; 4.7µF REF+ decoupling capacitor sustains stable reference for 4–8 consecutive conversions. |
| Industrial System Health Monitoring | Communications Equipment Supervision |
Use Scenario: Real-time voltage/current/temperature monitoring of power supplies and FPGAs in telecom base stations. IC Role / Device Role / Timing Role: 4-channel ADC interfaces to isolated sense amplifiers; operates from +3.3V rail with ratiometric scaling. Use Value: ≤1LSB TUE ensures accurate fault threshold detection; 400ksps rate supports oversampling for noise reduction in noisy environments. |
Use Scenario: Supervisory ADC in RF transceivers measuring PA bias, VSWR detector output, and thermal diode voltage. IC Role / Device Role / Timing Role: Digitizes DC monitoring points with minimal board space; uses MODE=0 read mode for simple µP polling. Use Value: 24-SSOP package fits dense RF layouts; no external clock or timing generator required - simplifies BOM and layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 4-channel, 8-bit, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX113CNG+ | Same silicon, 24-pin narrow plastic DIP package - larger footprint, higher thermal resistance (1.08W @ +70°C) | Preferred for prototyping or through-hole assembly; unsuitable for high-density SMT production | Select MAX113CNG+ only when DIP socket compatibility or manual rework is required |
| ADS7822U | 8-bit, 200ksps, SPI interface, 2.7V–5.25V supply - no parallel bus, no internal track/hold, 1.25µs conversion | Requires µP SPI peripheral and software driver; lacks ratiometric reference flexibility of MAX113CAG+T | Choose ADS7822U when board space is constrained and SPI is already used elsewhere in design |
Compared with MAX113CNG+, the MAX113CAG+T offers identical electrical performance in a space-saving SSOP package ideal for volume SMT production; versus ADS7822U, it provides faster parallel interface throughput and hardware-based ratiometric operation but demands more PCB real estate and GPIO resources.
Availability
MAX113CAG+T is available at Aetrix Electronics and suitable for battery-powered systems, portable equipment, and system-health monitoring requiring stable component supply across industrial temperature ranges and long-term production continuity.
Supply support for MAX113CAG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power, sensing, and connectivity applications - known for high-reliability, low-power solutions in harsh environments.
The MAX113CAG+T belongs to Maxim's legacy low-voltage ADC family targeting portable and remote instrumentation; engineered specifically for single-supply, microamp-power, burst-mode data acquisition with minimal external components.
FAQ
What is the operating temperature range of the MAX113CAG+T?
The MAX113CAG+T is specified for 0°C to +70°C ambient operation - matching the 'C' grade suffix in its ordering code. This commercial-grade range suits indoor portable equipment and non-automotive industrial applications where enclosure temperature remains controlled. The device maintains full 8-bit linearity and ≤1LSB total unadjusted error across this range, with supply current increasing only modestly from 1.5mA to 3.5mA as temperature rises.
Does the MAX113CAG+T support true differential input channels?
No, the MAX113CAG+T does not support true differential inputs. It provides four single-ended analog inputs (IN1–IN4) referenced to GND or REF−. While the transfer function is ratiometric and the REF− pin can be set above GND to shift the input range, each channel measures voltage relative to the common REF− node - not as a differential pair. For differential measurement, external instrumentation amplifiers must condition signals prior to connection to IN1–IN4.
Can the MAX113CAG+T operate with a 2.5V reference voltage?
Yes, the MAX113CAG+T supports 2.5V reference operation: REF+ may be set between GND + 0.3V and VDD, and REF− may be set from GND to REF+. Using a 2.5V reference (e.g., MAX6126) with REF− = GND yields a 0V–2.5V input range and 9.77mV/LSB step size. However, the internal reference resistance (~1kΩ) draws current continuously - so for ultra-low-power use, consider switching REF− with an N-channel MOSFET as shown in Figure 7d of the datasheet.
How does the power-down mode affect the reference inputs of the MAX113CAG+T?
In power-down mode (PWRDN = low), the MAX113CAG+T reduces VDD current to 1µA, but the internal 1kΩ reference resistor between REF+ and REF− remains active - drawing current even when the core ADC is disabled. This continuous current path can drain batteries in long sleep periods. To eliminate it, the datasheet recommends switching REF− with an N-channel MOSFET (e.g., IRML2402) controlled by PWRDN, breaking the reference loop during shutdown while preserving fast wake-up capability.
Is the MAX113CAG+T pin-compatible with the MAX117 series?
No, the MAX113CAG+T is not pin-compatible with any MAX117 variant. The MAX113 uses a 24-pin package with only A0/A1 address lines and IN1–IN4 inputs, while the MAX117 requires 28 pins to accommodate A2, IN5–IN8, and additional routing. Pin functions differ significantly - for example, MAX117 Pin 25 is IN5, but that pin number does not exist on the 24-pin MAX113CAG+T. Board redesign is required to migrate between these families.
MAX113CAG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 4
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- External
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Features:
- Selectable Address
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX113CAG+T FAQ
1.How can I place an order for MAX113CAG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX113CAG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX113CAG+T reliable?
The price and inventory of MAX113CAG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX113CAG+T is usually 5 days.
3.What payment methods are accepted for MAX113CAG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX113CAG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX113CAG+T?
MAX113CAG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX113CAG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX113CAG+T?
For technical support, including MAX113CAG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX113CAG+T requirements.
6.How does Aetrix verify that MAX113CAG+T is sourced from the original manufacturer or authorized distributors?
All MAX113CAG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX113CAG+T meets industry standards.
7.What is the process for return or replacement of MAX113CAG+T?
All MAX113CAG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX113CAG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX113CAG+T part is unused and in its original packaging.
Return procedure for MAX113CAG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX113CAG+T Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

