Analog Devices Inc./Maxim Integrated MAX11624EEG+
- Part No.:
- MAX11624EEG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
MAX11624EEG+.pdf
- Description:
- IC ADC 10BIT SAR 24QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:315
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX11624EEG+ from Maxim Integrated is a 10-bit, 300ksps serial analog-to-digital converter with 16 single-ended input channels, internal 4.096V reference, and 16-entry FIFO buffer. It operates from a +4.75V to +5.25V supply, features SPI/QSPI/MICROWIRE-compatible 3-wire interface, and supports scan mode, internal averaging, and AutoShutdown™ for low-power system supervision in industrial control and data-acquisition systems.
For engineers reviewing the MAX11624EEG+ datasheet, MAX11624EEG+ pinout, MAX11624EEG+ application, or MAX11624EEG+ equivalent, key selection considerations include its 16-channel multiplexing capability, guaranteed ±1 LSB INL/DNL over –40°C to +85°C, unipolar 0–VREF input range, 1MHz full-power bandwidth, and 24-pin QSOP package compatibility with high-density PCB layouts.
Technical Context
This SAR ADC integrates an on-chip track-and-hold circuit, internal oscillator (±10% accuracy), and configurable clock modes (00–11) enabling conversion start via CNVST/AIN15 or SCLK-driven external timing. It supports internally timed conversions up to 300ksps with FIFO buffering, eliminating serial bus contention during burst acquisition.
The device uses a unipolar, single-ended architecture referenced to GND with full-scale range 0 to VREF (4.096V). Input protection includes ESD diodes clamping to VDD/GND, and sampling error is characterized vs. source impedance - critical for sensor interfacing with >300Ω sources requiring extended tACQ ≥1.4µs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit SAR architecture delivering 1024 discrete output codes with no missing codes over temperature. |
| Sampling Rate | Up to 300ksps using external SCLK ≤10MHz; internally clocked rate depends on oscillator tolerance (±10%). |
| INL / DNL | ±1 LSB integral and differential nonlinearity - ensures monotonicity and <0.1% full-scale error in precision measurement. |
| Reference Voltage | Internal 4.096V (±20ppm/°C TC), enabling ratiometric accuracy without external reference components. |
| FIFO Depth | 16-entry first-in/first-out buffer - allows autonomous multi-channel scanning while host processor handles other tasks. |
| Supply Range | +4.75V to +5.25V - compatible with standard 5V logic rails and industrial power domains. |
| Interface | 3-wire SPI/QSPI/MICROWIRE-compatible - supports CPOL=CPHA=0 or 1, simplifying integration with common microcontrollers. |
Pinout & Package
MAX11624EEG+ is housed in a 24-pin QSOP package (5.3mm × 7.2mm, 0.635mm pitch), optimized for thermal performance (θJA = 88°C/W) and board space efficiency in compact instrumentation designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN0–AIN14 | Analog Input | 15 dedicated single-ended voltage inputs; each accepts 0–VREF unipolar signals with 24pF input capacitance. |
| CNVST/AIN15 | Active-Low Conversion Start / Analog Input 15 | Configurable dual-function pin: either triggers conversion (active-low pulse) or serves as 16th analog input channel. |
| REF | Reference Input/Output | Provides internal 4.096V reference; must be bypassed to GND with 0.1µF capacitor for stability and noise rejection. |
| GND | Analog/Digital Ground | Single ground pin serving both analog and digital sections - requires low-impedance PCB connection to minimize noise coupling. |
| VDD | Power Supply | +4.75V to +5.25V supply; bypassing with 0.1µF capacitor near pin is mandatory for accurate conversion and low EMI. |
| CS | Chip Select | Active-low enable for serial interface; places DOUT in high-impedance state when high, allowing bus sharing. |
| SCLK | Serial Clock | Input clock (≤10MHz) controlling data transfer timing; supports 40–60% duty cycle and idle-high or idle-low polarity. |
| DIN | Serial Data In | Latches 8-bit command bytes (MSB first) on rising SCLK edge to configure registers or initiate conversions. |
| DOUT | Serial Data Out | Outputs 16-bit result (MSB first, 4 leading zeros) on falling SCLK edge; tri-stated when CS is high. |
| EOC | End of Conversion | Active-low open-drain signal indicating valid data ready; asserts after conversion completion in all clock modes except 11. |
Key Features
| Feature | Design Value |
|---|---|
| 16-Channel Analog Multiplexer with Track/Hold | Enables sequential sampling across 16 single-ended sensors without external mux or external T/H circuitry. |
| AutoShutdown™ Mode | Reduces supply current to ≤5µA during idle periods - extends battery life in portable data loggers and remote monitors. |
| Internal Averaging (2–128 samples) | Improves effective resolution by reducing RMS noise; selectable per channel group to optimize SNR vs. throughput trade-off. |
| Scan Mode with FIFO Buffer | Automatically cycles through configured channels and stores results - eliminates software overhead for multi-point monitoring. |
| Guaranteed Monotonicity & No Missing Codes | Ensures deterministic behavior across full operating temperature range (–40°C to +85°C), critical for closed-loop control feedback. |
Applications
| Industrial Process Monitoring | Patient Vital Sign Acquisition |
|---|---|
|
Use Scenario: Continuous monitoring of 16 temperature, pressure, and flow sensors in PLC-based factory automation. IC Role / Device Role / Timing Role: Centralized analog front-end digitizing multiple sensor outputs with synchronized scan timing and FIFO buffering. Use Value: Eliminates need for external multiplexer and reduces host MCU interrupt load by 80% via autonomous scan mode. |
Use Scenario: Compact bedside monitor acquiring ECG, SpO₂, respiration, and NIBP signals simultaneously. IC Role / Device Role / Timing Role: Low-noise, low-power ADC managing mixed-signal sensor inputs with internal averaging for improved SNR. Use Value: Achieves 62dB SINAD at 30kHz while consuming only 2.3mA at 300ksps - extends battery runtime in portable units. |
| Data Logging in Harsh Environments | Test & Measurement Equipment |
|
Use Scenario: Ruggedized field logger recording environmental parameters (voltage, current, humidity) over extended periods. IC Role / Device Role / Timing Role: High-reliability ADC with internal reference and AutoShutdown™ enabling years of operation on coin-cell batteries. Use Value: Internal 4.096V reference eliminates drift-related calibration drift; shutdown current ≤5µA enables multi-year deployment. |
Use Scenario: Benchtop multimeter or oscilloscope auxiliary channel digitizing analog waveforms up to 1MHz bandwidth. IC Role / Device Role / Timing Role: Precision ADC providing 1MHz full-power bandwidth and ±1 LSB linearity for waveform fidelity. Use Value: 1MHz small-signal bandwidth supports undersampling of higher-frequency signals while maintaining 10-bit accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7953SRHBT | 12-bit resolution, 1MSPS, 16-channel, SPI interface, but requires external reference and lacks FIFO. | Better resolution/speed for test equipment; unsuitable for low-power autonomous logging due to no AutoShutdown™ or FIFO. | Choose ADS7953SRHBT when higher resolution and speed outweigh power/FIFO requirements. |
| AD7949BCPZ-RL7 | 14-bit, 250ksps, 8-channel, internal reference, but no FIFO, scan mode, or AutoShutdown™. | Higher precision for instrumentation; limited to 8 inputs and lacks autonomous acquisition features needed for 16-sensor systems. | Choose AD7949BCPZ-RL7 when 14-bit accuracy is mandatory and channel count can be reduced or external mux added. |
Compared with ADS7953SRHBT and AD7949BCPZ-RL7, the MAX11624EEG+ uniquely combines 16-channel count, integrated FIFO, AutoShutdown™, and internal reference in a single 24-pin QSOP - reducing BOM count and firmware complexity for embedded monitoring systems.
Availability
MAX11624EEG+ is available at Aetrix Electronics and suitable for industrial process monitoring, patient vital sign acquisition, and data-logging applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX11624EEG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, medical, and communications applications.
The MAX11624EEG+ belongs to Maxim's low-power, multichannel ADC product line engineered specifically for system supervision and data-acquisition tasks where integration, reliability, and ease of microcontroller interfacing are critical.
FAQ
What is the maximum sampling rate achievable with MAX11624EEG+?
The MAX11624EEG+ achieves up to 300ksps when using an externally supplied SCLK up to 10MHz with clock mode 11 enabled. Internally clocked operation yields lower rates due to ±10% oscillator tolerance, and actual sustained throughput depends on FIFO management and host readout latency. The MAX11624EEG+ specification guarantees 300ksps under defined conditions including fSCLK = 4.8MHz and VDD = 4.75V–5.25V.
Does MAX11624EEG+ require an external reference voltage?
No, the MAX11624EEG+ includes a factory-trimmed internal 4.096V reference with ±20ppm/°C temperature coefficient, eliminating the need for external reference components in most applications. An external reference (1.0V to VDD) may be used instead by connecting it to the REF pin and configuring the setup register accordingly - but doing so disables the internal reference and forfeits AutoShutdown™ benefits tied to internal reference power control.
How many analog input channels does MAX11624EEG+ support?
The MAX11624EEG+ supports 16 single-ended analog input channels: AIN0 through AIN14 plus CNVST/AIN15 configured as the 16th input. This is confirmed in the Ordering Information table and Pin Description section, distinguishing it from the 4- and 8-channel variants in the same family. All 16 channels are accessible in the 24-pin QSOP package and can be scanned autonomously using the built-in FIFO and scan mode.
What is the function of the CNVST/AIN15 pin on MAX11624EEG+?
The CNVST/AIN15 pin on MAX11624EEG+ is a dual-function terminal: it serves either as an active-low conversion start trigger (CNVST) or as the 16th analog input (AIN15), selected via bit configuration in the setup register. When used as CNVST, it initiates conversions without serial bus interaction; when configured as AIN15, it expands the input count to 16 - but cannot perform both roles simultaneously. This flexibility enables hardware-triggered acquisition or full channel utilization depending on system architecture.
Is MAX11624EEG+ compatible with standard SPI microcontrollers?
Yes, the MAX11624EEG+ features a 3-wire serial interface fully compatible with SPI, QSPI, and MICROWIRE protocols. It supports both CPOL=CPHA=0 and CPOL=CPHA=1 configurations, accepts SCLK up to 10MHz, and uses standard MSB-first data framing. The MAX11624EEG+ requires only CS, SCLK, DIN, and DOUT connections - no additional handshaking lines - and operates reliably with common ARM Cortex-M, PIC, and MSP430 microcontrollers when configured per the timing specifications in the datasheet.
MAX11624EEG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 300k
- Number of Inputs:
- 16
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-QSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX11624EEG+ FAQ
1.How can I place an order for MAX11624EEG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX11624EEG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX11624EEG+ reliable?
The price and inventory of MAX11624EEG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX11624EEG+ is usually 5 days.
3.What payment methods are accepted for MAX11624EEG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX11624EEG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX11624EEG+?
MAX11624EEG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX11624EEG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX11624EEG+?
For technical support, including MAX11624EEG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX11624EEG+ requirements.
6.How does Aetrix verify that MAX11624EEG+ is sourced from the original manufacturer or authorized distributors?
All MAX11624EEG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX11624EEG+ meets industry standards.
7.What is the process for return or replacement of MAX11624EEG+?
All MAX11624EEG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX11624EEG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX11624EEG+ part is unused and in its original packaging.
Return procedure for MAX11624EEG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX11624EEG+ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

