My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX120CAG+
- Part No.:
- MAX120CAG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
MAX120CAG+.pdf
- Description:
- IC ADC 12BIT SAR 24SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,515
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX120CAG+ from Maxim Integrated is a 12-bit, 500ksps BiCMOS analog-to-digital converter with integrated track/hold and -5V buried-zener reference, designed for high-speed data acquisition in ±5V bipolar input systems. It delivers 1.6µs conversion time, 70dB SINAD, ±1 LSB INL, and operates from +4.75V/+5.25V and -10.8V/-15.75V supplies.
For engineers reviewing the MAX120CAG+ datasheet, MAX120CAG+ pinout, MAX120CAG+ application, or MAX120CAG+ equivalent, key selection considerations include its 24-pin SSOP package, TTL/CMOS-compatible µP interface, continuous-conversion mode support, and ±15V overvoltage-tolerant analog input - critical for industrial signal conditioning and real-time spectrum analysis.
Technical Context
The MAX120CAG+ employs successive approximation (SAR) architecture with an internal 350ns acquisition-time track/hold circuit and a low-drift -5V reference. Its conversion timing is synchronized to an external 0.1–8MHz TTL clock, with fixed 13- or 14-cycle latency depending on CONVST edge alignment relative to CLKIN.
It supports five µP interface modes (including full-control, ROM, and continuous-conversion), uses two's-complement output format, and features separate analog/digital grounds (AGND/DGND), 12-bit three-state parallel outputs (D11–D0), and MODE-configurable INT/BUSY signaling - enabling direct FIFO coupling without interrupt overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR with no missing codes over 0°C to +70°C temperature range |
| Conversion Time | 1.6µs (13 clock cycles at 8MHz), enabling 500ksps sustained throughput |
| Analog Input Range | ±5V bipolar, overvoltage tolerant to ±15V - eliminates need for external clamping in noisy environments |
| SINAD | 70dB min at 100kHz input - ensures >11.6 effective number of bits (ENOB) for precision waveform capture |
| Integral Nonlinearity | ±1 LSB max - guarantees monotonicity and accurate DC measurement linearity |
| Reference Output | -5.00V buried-zener with ±25ppm/°C drift - provides stable scaling without external voltage reference IC |
| Power Dissipation | 210mW typical at VDD = +5V, VSS = -12V - suitable for thermally constrained embedded designs |
Pinout & Package
MAX120CAG+ is housed in a 24-pin Small Outline Shrink Plastic (SSOP) package, 0.154" wide, RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (MODE) | Mode configuration input | Hardwired to VDD for INT output, DGND for BUSY output, or left open for single-conversion BUSY - determines interrupt behavior and timing handshake |
| 2 (VSS) | Negative power supply | Accepts -10.8V to -15.75V - powers internal DAC and reference; requires local 0.1µF + 22µF bypassing to AGND |
| 3 (VDD) | Positive power supply | Accepts +4.75V to +5.25V - powers logic and analog core; decoupling mandatory for noise-sensitive sampling |
| 4 (AIN) | Analog input | ±5V bipolar input with 6kΩ || 10pF impedance - accepts direct sensor or op-amp outputs without level-shifting |
| 5 (VREF) | Reference output | -5.00V zener reference - must be bypassed to AGND; can be overdriven by external -5.05V to -5.10V source sinking ≥5mA |
| 6 (AGND) | Analog ground | Separate ground return for analog section - must tie to DGND only at single point near power supply to avoid noise coupling |
| 7–11, 13–19 (D11–D0) | Data outputs | Three-state, TTL/CMOS-compatible 12-bit bus - outputs two's-complement code; enabled only when CS and RD are low |
| 12 (DGND) | Digital ground | Ground return for logic and digital I/O - kept physically isolated from AGND except at star point |
| 20 (CONVST) | Convert start | Falling-edge-triggered - initiates conversion and places T/H into hold mode; asynchronous to clock |
| 21 (CLKIN) | Master clock input | TTL-compatible 0.1–8MHz input - defines conversion rate and timing resolution; jitter <30ps aperture uncertainty |
| 22 (INT/BUSY) | Status output | Configurable as interrupt (MODE=VDD) or busy flag (MODE=DGND/open) - signals data validity or conversion progress |
| 23 (CS) | Chip select | Active-low enable - controls output drivers and, with RD/CONVST, triggers conversion in multiple interface modes |
| 24 (RD) | Read strobe | Active-low data access - enables D11–D0 when CS is low; falling edge may initiate conversion in ROM or slow-memory modes |
Key Features
| Feature | Design Value |
|---|---|
| Integrated track/hold | 350ns acquisition time eliminates need for external sample-hold IC and reduces board space and signal path complexity |
| Bipolar ±5V input range | Direct compatibility with industrial transducers and op-amp stages operating around ground - avoids level-shifter design effort |
| On-chip -5V reference | 20ppm/°C drift (typical) and ±25ppm/°C max - removes dependency on external reference and improves system gain stability |
| Five µP interface modes | Supports full-control, ROM, slow-memory, stand-alone, and continuous-conversion - enables optimization for interrupt-limited, DMA-based, or microcontroller-less systems |
| Overvoltage tolerance | ±15V on AIN pin - protects against transient surges in industrial fieldbus or motor control feedback paths without external protection diodes |
Applications
| Industrial Data Acquisition | Audio Signal Digitization |
|---|---|
Use Scenario: Real-time monitoring of vibration, temperature, and pressure sensors in PLC-based factory automation systems with ±10V sensor outputs. IC Role / Device Role / Timing Role: ADC front-end digitizing conditioned analog signals at up to 500ksps, synchronizing to deterministic scan cycles via CONVST-triggered single conversions. Use Value: ±1 LSB INL and 70dB SINAD ensure accurate representation of mechanical harmonics and thermal drift trends across 0°C to +70°C operating range. | Use Scenario: Digitizing line-level audio (±2.5V) and microphone preamp outputs in professional audio interfaces requiring low-latency capture. IC Role / Device Role / Timing Role: High-fidelity sampling engine using continuous-conversion mode (MODE=DGND) and FIFO buffering to sustain 48kHz/96kHz multichannel streams. Use Value: 30ps aperture jitter and -77dB THD (MAX122 variant) preserve phase coherence and harmonic integrity for studio-grade recording. |
| Spectrum Analysis Systems | DSP-Based Motor Control |
Use Scenario: Capturing RF IF signals or power quality waveforms (50/60Hz + harmonics) for FFT-based spectral decomposition in portable analyzers. IC Role / Device Role / Timing Role: Precision sampling node feeding FPGA-based FFT engines; uses external 8MHz clock and two's-complement output for signed arithmetic. Use Value: 1.5MHz full-power input bandwidth and 77dB SFDR enable clean separation of fundamental and harmonic components up to 10th order. | Use Scenario: Sampling current-sense amplifier outputs in closed-loop servo drives where fast current loop updates (<10µs) are required. IC Role / Device Role / Timing Role: Real-time analog feedback digitizer interfaced directly to DSP via 16-bit bus in ROM mode, minimizing CPU intervention. Use Value: 1.6µs conversion + 75ns data-access time allows sub-2µs total loop latency - critical for field-oriented control stability at high PWM frequencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX122CWG+ | 2.6µs conversion time (333ksps), 5MHz max clock, identical pinout and interface - lower speed but improved THD (-85dB typ) | Better suited for audio-band applications where SNR > THD trade-off favors distortion reduction over raw speed | Select MAX122CWG+ when system clock is ≤5MHz and THD < -80dB is prioritized over 500ksps throughput |
| ADS7822U | 12-bit, 200ksps, SPI interface, single +5V supply, no internal reference - smaller 8-pin SOIC package, higher power efficiency (12mW) | Targeted at low-pin-count, battery-powered, or space-constrained designs where serial interface and single-supply operation are mandatory | Choose ADS7822U for portable instrumentation or IoT edge nodes where PCB area and supply simplicity outweigh parallel bus speed requirements |
Compared with MAX122CWG+, the MAX120CAG+ delivers 50% higher throughput at the cost of slightly higher THD; versus ADS7822U, it offers parallel µP interface, bipolar input, and integrated reference - making it optimal for industrial data loggers and test equipment requiring deterministic timing and minimal external components.
Availability
MAX120CAG+ is available at Aetrix Electronics and suitable for industrial data acquisition, audio digitization, spectrum analysis, and DSP-based motor control requiring stable component supply across extended production lifecycles.
Supply support for MAX120CAG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, communications, and computing markets.
The MAX120/MAX122 product line was designed for high-speed, precision data acquisition in systems demanding integrated signal conditioning - combining track/hold, reference, and µP interface in a single 24-pin package to reduce system complexity and improve timing predictability.
FAQ
What is the maximum clock frequency supported by the MAX120CAG+?
The MAX120CAG+ supports an external TTL-compatible clock input from 0.1MHz to 8MHz. At 8MHz, it achieves its rated 1.6µs conversion time and 500ksps throughput. In continuous-conversion mode (MODE = DGND), the maximum clock is reduced to 6MHz to satisfy the 350ns acquisition time requirement within two clock cycles. Operation outside this range may result in incomplete conversions or degraded INL performance.
Does the MAX120CAG+ require external components for basic operation?
Yes - the MAX120CAG+ requires external decoupling capacitors: 0.1µF ceramic + 22µF electrolytic (ESR ≤100mΩ) on VREF-to-AGND, plus 0.1µF and 10µF capacitors on VDD and VSS to AGND. No external track/hold capacitor or reference IC is needed. All logic I/O is TTL/CMOS compatible, eliminating level translators in standard 5V systems.
How does the MODE pin affect the INT/BUSY output behavior of the MAX120CAG+?
When MODE is tied to VDD, INT/BUSY functions as an interrupt output: it goes low upon conversion completion and returns high after data is read. When MODE is open or connected to DGND, INT/BUSY acts as a busy flag: it goes low at conversion start and remains low until data is valid and ready to read. This configuration determines whether the host processor uses edge-triggered interrupts or level-sensing polling.
Can the MAX120CAG+ accept input voltages beyond its ±5V range?
Yes - the AIN pin is overvoltage tolerant to ±15V relative to AGND, protecting the internal circuitry during transients or miswiring. However, valid conversion only occurs within the specified ±5V analog input range. Inputs beyond ±5V will saturate the output code (e.g., all 1s for >+5V, 0x800 for <-5V) but will not damage the device if VSS and VDD remain within absolute maximum ratings.
What is the significance of the "C" grade in MAX120CAG+?
The "C" in MAX120CAG+ denotes the commercial temperature grade: guaranteed operation from 0°C to +70°C ambient. This distinguishes it from "E" (-40°C to +85°C) and "M" (-55°C to +125°C) variants. The "A" indicates ±1 LSB integral nonlinearity performance, and "G+" confirms the 24-pin SSOP RoHS-compliant, lead-free package. All electrical specifications in the datasheet apply under these conditions.
MAX120CAG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V, -10.8V ~ 15.75V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX120CAG+ FAQ
1.How can I place an order for MAX120CAG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX120CAG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX120CAG+ reliable?
The price and inventory of MAX120CAG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX120CAG+ is usually 5 days.
3.What payment methods are accepted for MAX120CAG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX120CAG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX120CAG+?
MAX120CAG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX120CAG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX120CAG+?
For technical support, including MAX120CAG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX120CAG+ requirements.
6.How does Aetrix verify that MAX120CAG+ is sourced from the original manufacturer or authorized distributors?
All MAX120CAG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX120CAG+ meets industry standards.
7.What is the process for return or replacement of MAX120CAG+?
All MAX120CAG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX120CAG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX120CAG+ part is unused and in its original packaging.
Return procedure for MAX120CAG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX120CAG+ Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
