My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX120CNG
- Part No.:
- MAX120CNG
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
MAX120CNG.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,024
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX120CNG from Maxim Integrated is a 12-bit, 500ksps BiCMOS sampling analog-to-digital converter with integrated track/hold and -5V buried-zener reference, operating from ±5V analog input range and requiring only decoupling capacitors for power and reference. It delivers 1.6µs conversion time, ±1 LSB INL, and 70dB minimum SINAD at 100kHz input - ideal for high-speed data acquisition in digital signal processing systems.
For engineers reviewing the MAX120CNG datasheet, MAX120CNG pinout, MAX120CNG application, or MAX120CNG equivalent, this page provides verified technical context, pin-level design meaning, real-world application mapping, and validated alternative options - all grounded in the official MAX120/MAX122 datasheet (Rev 1, 3/12) and Maxim's published electrical/timing specifications.
Technical Context
The MAX120CNG implements a successive-approximation register (SAR) architecture with on-chip track/hold, achieving fixed 13-clock-cycle conversion when synchronized to CLKIN. Its internal -5V reference exhibits ±25ppm/°C drift and supports external loading up to 5mA, while the analog input presents a 6kΩ || 10pF impedance with 350ns acquisition time and 30ps aperture jitter.
It supports five microprocessor interface modes (including full-control, ROM, and continuous-conversion), uses TTL/CMOS-compatible logic, and features three-state 12-bit parallel outputs (D11–D0) with 75ns data-access time and 65ns bus-relinquish time. The MODE pin configures INT/BUSY as interrupt or busy output, and CONVST initiates conversion on its falling edge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR with no missing codes over 0°C to +70°C temperature range |
| Conversion Time | 1.63µs (13 clock cycles at 8MHz) - enables 500ksps sustained throughput |
| Analog Input Range | ±5V bipolar, overvoltage tolerant to ±15V - simplifies front-end protection design |
| SINAD | 70dB min at 100kHz input - ensures ≥11.6 effective number of bits (ENOB) for wideband signals |
| INL | ±1 LSB max - guarantees monotonicity and linearity critical for closed-loop control |
| Reference Output | -5.00V ±2mV at +25°C, ±25ppm/°C drift - eliminates need for external precision reference |
| Power Dissipation | 210mW typical at VDD = +5V, VSS = -12V - enables operation without forced cooling in compact layouts |
Pinout & Package
MAX120CNG is housed in a 24-pin narrow plastic DIP (PDIP) package, RoHS-compliant and rated for 0°C to +70°C operation. Pin spacing is 0.300", body width 0.300", and lead finish is matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (MODE) | Mode configuration input | Hardwire to VDD for INT output; open or DGND for BUSY output; sets operational timing behavior |
| 2 (VSS) | Negative supply rail | Accepts -10.8V to -15.75V - powers internal T/H and reference buffer; requires separate AGND return |
| 3 (VDD) | Positive supply rail | +4.75V to +5.25V - powers logic and SAR; bypass with 0.1µF ceramic + 10µF tantalum to AGND |
| 4 (AIN) | Analog input terminal | ±5V bipolar input with 6kΩ || 10pF impedance; withstands ±15V fault transients without damage |
| 5 (VREF) | Internal reference output | -5.00V zener reference; must be bypassed with 22µF || 0.1µF to AGND; sinks up to 5mA |
| 6 (AGND) | Analog ground reference | Separate ground plane node for reference, T/H, and analog input - must tie to DGND at single point |
| 7–11, 13–19 (D11–D0) | Three-state parallel data outputs | 12-bit two's-complement output bus (D11 MSB → D0 LSB); enabled by CS/RD low; 75ns access time |
| 12 (DGND) | Digital ground reference | Return path for logic outputs and control inputs; isolated from AGND except at star point |
| 20 (CONVST) | Convert start trigger | Falling-edge sensitive; initiates T/H hold and SAR conversion - asynchronous to CLKIN |
| 21 (CLKIN) | Master clock input | TTL-compatible 0.1–8MHz input; defines conversion rate and timing resolution; drives internal SAR clock |
| 22 (INT/BUSY) | Status output | Configurable as interrupt (MODE=VDD) or busy flag (MODE=open/DGND); indicates conversion completion or progress |
| 23 (CS) | Chip-select input | Active-low; enables data outputs when RD is also low; can initiate conversion with CONVST and RD low |
| 24 (RD) | Read strobe input | Active-low; enables data outputs when CS is low; initiates conversion if CONVST and CS are low |
Key Features
| Feature | Design Value |
|---|---|
| Integrated track/hold with 350ns acquisition | Eliminates external sample-hold IC and associated layout complexity; reduces board area and signal path noise |
| Built-in -5V low-drift voltage reference | Removes need for external reference IC or resistor divider; ±25ppm/°C drift ensures stable full-scale accuracy across temperature |
| Five configurable µP interface modes | Supports direct FIFO coupling (mode 2/5), wait-state µPs (mode 3), and ROM-style memory-mapped access (mode 4) |
| ±5V analog input with ±15V overvoltage tolerance | Enables direct connection to industrial sensor outputs without external clamping or attenuation networks |
| TTL/CMOS-compatible I/O with three-state outputs | Interfaces natively to 8051, Z80, and x86 families without level-shifting; supports shared 12-bit data bus architectures |
Applications
| Digital Signal Processing | Audio and Telecom Processing |
|---|---|
|
Use Scenario: Real-time FFT-based spectral analysis of RF receiver IF signals sampled at 500ksps. IC Role / Device Role / Timing Role: High-throughput ADC capturing baseband waveforms with minimal aperture jitter (30ps) to preserve SNR in frequency-domain processing. Use Value: 70dB SINAD at 100kHz and 77dB SFDR enable accurate detection of weak adjacent-channel signals in spectrum analyzers. |
Use Scenario: Digitizing analog voice channels in telecom gateway hardware before DSP-based echo cancellation and compression. IC Role / Device Role / Timing Role: Bipolar-input ADC converting ±5V line-level audio with built-in -5V reference for consistent gain calibration across units. Use Value: ±1 LSB INL and no missing codes ensure linear amplitude response required for G.711 A-law/µ-law encoding fidelity. |
| Speech Recognition Systems | High-Speed Data Acquisition |
|
Use Scenario: Capturing microphone preamp outputs in embedded speech recognition engines running on ARM Cortex-M4. IC Role / Device Role / Timing Role: Low-power (210mW) ADC interfacing via mode 3 (slow-memory) to reduce µP interrupt overhead during feature extraction. Use Value: 350ns acquisition time and 1.6µs conversion support >200ms/s frame rates for MFCC computation without pipeline stalls. |
Use Scenario: Monitoring transient voltage/current waveforms in motor drive inverters using isolated analog front-ends. IC Role / Device Role / Timing Role: Overvoltage-tolerant (±15V) ADC accepting direct ±5V sensor outputs while surviving switching spikes in industrial environments. Use Value: Robust ±15V fault tolerance eliminates need for external TVS diodes or op-amp buffers in harsh EMI conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, medium-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7800KP | 12-bit, 1MSPS, single-supply (+5V only), no internal reference, requires external REF | Higher speed but lacks bipolar input and integrated reference - needs external op-amp and reference IC | Select when system already provides precision +2.5V reference and requires >500ksps; avoid if redesigning analog front-end |
| MAX1241ACPP+ | 12-bit, 110ksps, serial SPI interface, internal reference, single +5V supply | Lower throughput, serial output, no ±VSS requirement - suited for space-constrained µC systems | Select for low-pin-count designs where 110ksps suffices and PCB area is premium; not drop-in for parallel-bus systems |
Compared with MAX120CNG, ADS7800KP offers higher speed but increases BOM count and layout complexity due to missing internal reference and bipolar support, while MAX1241ACPP+ reduces footprint and supply count at the cost of throughput and parallel interface compatibility.
Availability
MAX120CNG is available at Aetrix Electronics and suitable for digital signal processing, audio and telecom processing, and high-speed data acquisition requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for MAX120CNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The MAX120CNG belongs to the MAX120/MAX122 family of high-speed, integrated ADCs designed specifically for systems needing self-contained, low-component-count digitization of ±5V analog signals with minimal external support circuitry.
FAQ
What is the maximum clock frequency supported by MAX120CNG?
The MAX120CNG supports a clock frequency range of 0.1MHz to 8MHz. At 8MHz, it achieves its rated 1.6µs conversion time and 500ksps throughput. Operation above 8MHz is not guaranteed and may cause timing violations or missing codes. The MAX120CNG datasheet specifies that clock frequencies beyond 8MHz are outside absolute maximum ratings and risk functional failure.
Does MAX120CNG require external components for basic operation?
Yes, the MAX120CNG requires external decoupling capacitors: 0.1µF ceramic + 10µF tantalum on VDD to AGND, and 22µF electrolytic || 0.1µF ceramic on VREF to AGND. No external op-amps, references, or sample-hold circuits are needed - the internal track/hold and -5V reference eliminate those components.
Can MAX120CNG interface directly with a FIFO buffer?
Yes, the MAX120CNG supports direct FIFO interfacing in stand-alone mode (MODE open, RD = CS = DGND) and continuous-conversion mode (MODE = RD = CS = CONVST = DGND). In these modes, INT/BUSY acts as a ready flag, and data appears continuously on D11–D0, enabling zero-interrupt data streaming into IDT7200 or similar FIFOs at up to 428ksps.
What is the analog input impedance of MAX120CNG?
The MAX120CNG analog input (AIN) presents a nominal impedance of 6kΩ in parallel with 10pF, as specified in the "Analog Input" section of the datasheet. This impedance is constant during track mode and defines the driving requirement for source circuits - low-output-impedance op-amps or buffered sensors are recommended to meet 350ns acquisition time.
Is MAX120CNG pin-compatible with MAX122 variants?
No, MAX120CNG is not pin-compatible with MAX122 variants. Although both share identical pinouts and packages, the MAX122 has different clock range (0.1–5MHz vs. 0.1–8MHz), longer conversion time (2.6µs), and distinct dynamic performance specs (e.g., THD -77dB max). Swapping them requires clock source and timing firmware adjustments.
MAX120CNG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V, -10.8V ~ 15.75V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
MAX120CNG FAQ
1.How can I place an order for MAX120CNG through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX120CNG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX120CNG reliable?
The price and inventory of MAX120CNG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX120CNG is usually 5 days.
3.What payment methods are accepted for MAX120CNG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX120CNG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX120CNG?
MAX120CNG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX120CNG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX120CNG?
For technical support, including MAX120CNG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX120CNG requirements.
6.How does Aetrix verify that MAX120CNG is sourced from the original manufacturer or authorized distributors?
All MAX120CNG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX120CNG meets industry standards.
7.What is the process for return or replacement of MAX120CNG?
All MAX120CNG units undergo pre-shipment inspection (PSI). If there is an issue with MAX120CNG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX120CNG part is unused and in its original packaging.
Return procedure for MAX120CNG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX120CNG Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
