My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX120CWG
- Part No.:
- MAX120CWG
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX120CWG.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,154
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX120CWG from Maxim Integrated is a 12-bit, 500ksps BiCMOS analog-to-digital converter with integrated track/hold and -5V internal reference, designed for high-speed data acquisition in ±5V bipolar input systems. It delivers 1.6µs conversion time, 70dB min SINAD, ±1 LSB INL, and operates from +4.75V to +5.25V (VDD) and -10.8V to -15.75V (VSS).
For engineers reviewing the MAX120CWG datasheet, MAX120CWG pinout, MAX120CWG application, or MAX120CWG equivalent, this page provides verified technical context, package-specific pin functions, real-world timing behavior in full-control and continuous-conversion modes, and validated alternative options for signal chain design.
Technical Context
The MAX120CWG implements successive approximation architecture with an on-chip track/hold featuring 350ns acquisition time and 10ns aperture delay. Its internal -5V buried-zener reference exhibits ±25ppm/°C drift and requires 22µF || 0.1µF bypassing at VREF to AGND.
It supports five µP interface modes-including full-control (mode 1), stand-alone (mode 2), and continuous-conversion (mode 5)-with TTL/CMOS-compatible digital I/O, three-state 12-bit parallel outputs (D11–D0), and configurable INT/BUSY output via MODE pin logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit, two's-complement output with no missing codes over temperature |
| Conversion Time | 1.6µs (13 clock cycles at 8MHz), enabling 500ksps throughput |
| Analog Input Range | ±5V bipolar, overvoltage tolerant to ±15V - simplifies front-end protection design |
| SINAD | 70dB minimum at 100kHz input - ensures usable ENOB > 11.3 bits in wideband applications |
| INL | ±1 LSB max - guarantees monotonicity and linearity for precision measurement |
| Power Dissipation | 210mW typical at VDD = +5V, VSS = -12V - enables compact thermal layout in SO-24 package |
| Reference Output | -5.00V ±2mV at +25°C, ±25ppm/°C drift - eliminates need for external reference in most systems |
Pinout & Package
MAX120CWG is housed in a 24-pin Wide SO (Small Outline) package, RoHS-compliant and lead-free (+ suffix). Pin spacing is 0.025" (0.635mm), body width 0.300" (7.62mm), and total package dimensions are 15.4mm × 7.6mm × 2.4mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (MODE) | Mode configuration input | Hardwired to VDD for INT output; open or DGND for BUSY output; DGND for continuous-conversion mode |
| 2 (VSS) | Negative power supply | Accepts -10.8V to -15.75V - powers internal T/H and reference buffer |
| 3 (VDD) | Positive power supply | Accepts +4.75V to +5.25V - supplies logic core and DAC array |
| 4 (AIN) | Analog input terminal | ±5V bipolar range, 6kΩ || 10pF input impedance - compatible with op-amp drivers without external RC filtering |
| 5 (VREF) | Internal reference output | -5.00V source requiring 22µF || 0.1µF bypass to AGND - critical for noise-sensitive sampling |
| 6 (AGND) | Analog ground reference | Must be isolated from DGND except at single-point supply return - prevents digital noise coupling into conversion |
| 7–11, 13–19 (D11–D0) | Three-state parallel data outputs | 12-bit MSB-first, two's-complement format; 75ns access time - interfaces directly to 16-bit µP buses without glue logic |
| 12 (DGND) | Digital ground reference | Return path for all digital I/O; must be connected to system digital plane only |
| 20 (CONVST) | Convert start trigger | Falling-edge initiated - starts T/H hold and SAR conversion; asynchronous to CLKIN |
| 21 (CLKIN) | Master clock input | 0.1MHz–8MHz TTL-compatible - determines conversion rate and timing resolution |
| 22 (INT/BUSY) | Status output | Configurable as interrupt (low pulse on completion) or busy flag (low during conversion) - enables deterministic µP polling or ISR handling |
| 23 (CS) | Chip-select input | Active-low enable for data outputs and conversion initiation when combined with RD/CONVST |
| 24 (RD) | Read strobe input | Active-low read control - enables D11–D0 outputs and triggers data latch in ROM/slow-memory modes |
Key Features
| Feature | Design Value |
|---|---|
| Integrated track/hold with 350ns acquisition | Eliminates external sample-hold IC and reduces board space, component count, and timing skew |
| On-chip -5V zener reference | Removes need for external precision reference and associated trimming circuitry |
| Five flexible µP interface modes | Supports direct FIFO/DMA interfacing (modes 2/5), wait-state µPs (mode 3), and ROM-style memory mapping (mode 4) |
| ±5V analog input with ±15V overvoltage tolerance | Enables direct connection to industrial transducers and audio line-level signals without attenuator networks |
| TTL/CMOS-compatible digital I/O | Interoperates with legacy 5V µPs and FPGAs without level-shifting components |
Applications
| Audio Signal Digitization | Industrial Data Logging |
|---|---|
Use Scenario: Digitizing line-level audio (±2.5V) or microphone preamp outputs in telecom gateways and voice recorders. IC Role / Device Role / Timing Role: ADC front-end with 500ksps sampling and 70dB SINAD - captures full 20Hz–20kHz bandwidth with low harmonic distortion. Use Value: Enables real-time spectral analysis and speech synthesis without external anti-aliasing filters due to 1.5MHz full-power input bandwidth. | Use Scenario: Capturing sensor outputs (thermocouples, strain gauges) in programmable logic controllers and environmental monitors. IC Role / Device Role / Timing Role: High-accuracy, bipolar-input ADC with ±1 LSB INL and no missing codes - ensures traceable measurement integrity across temperature. Use Value: Reduces calibration overhead by maintaining linearity from 0°C to +70°C without software correction tables. |
| Spectrum Analyzer Front-End | DSP-Based Motor Control |
Use Scenario: Sampling RF IF signals (up to 1.5MHz) in portable spectrum analyzers and EMI test receivers. IC Role / Device Role / Timing Role: Wideband ADC with 77dB SFDR and low aperture jitter (30ps) - preserves signal fidelity for FFT-based frequency-domain analysis. Use Value: Delivers clean spectral content for real-time 1024-point FFTs at 500ksps, minimizing windowing artifacts and leakage. | Use Scenario: Closed-loop current/voltage sensing in servo drives and inverters using isolated amplifiers with ±5V output swing. IC Role / Device Role / Timing Role: Synchronized sampling node with 1.6µs conversion and configurable INT/BUSY - aligns ADC reads with PWM dead-time intervals. Use Value: Supports deterministic control loop execution by guaranteeing data availability within fixed µP interrupt latency windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX122CWG+ | 2.6µs conversion time, 333ksps throughput, 5MHz max clock - lower speed but improved THD (-77dB max) | Better suited for lower-bandwidth, distortion-critical audio and telecom where 500ksps is unnecessary | Select MAX122CWG+ when system clock budget is constrained or THD < -75dB is mandatory at 50kHz |
| ADS7822U | Serial SPI interface, 2.4µs conversion, 100ksps max, single +5V supply - no negative rail or internal reference required | Ideal for space-constrained, low-power embedded systems where parallel bus overhead is prohibitive | Choose ADS7822U when board area, supply simplicity, or isolation from negative rails outweighs need for 500ksps parallel throughput |
Compared with MAX122CWG+, the MAX120CWG trades 167ksps throughput for 1.0µs faster conversion and higher clock flexibility (8MHz vs 5MHz); versus ADS7822U, it offers 5× higher sample rate and integrated bipolar reference but requires dual supplies and PCB real estate for 24-pin SO routing.
Availability
MAX120CWG is available at Aetrix Electronics and suitable for high-speed data acquisition, audio digitization, and industrial sensor interfacing requiring stable component supply and long-term production continuity.
Supply support for MAX120CWG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for industrial, medical, and communications applications.
The MAX120/MAX122 product line was engineered for high-throughput, low-distortion digitization in systems demanding integrated track/hold, stable internal reference, and µP-friendly parallel interface - targeting test equipment, DSP front-ends, and real-time control.
FAQ
What is the maximum clock frequency supported by MAX120CWG?
The MAX120CWG supports a maximum clock frequency of 8MHz in modes 1–4, and 6MHz in continuous-conversion mode (mode 5) to satisfy the 350ns acquisition time requirement. This allows 500ksps throughput in standard operation and enables precise timing control for deterministic µP interfacing. The MAX120CWG clock input is TTL/CMOS-compatible and must meet specified rise/fall time requirements for reliable operation.
Does MAX120CWG require external components for basic operation?
Yes - the MAX120CWG requires decoupling capacitors on VDD, VSS, and VREF pins: 0.1µF ceramic + 10µF bulk capacitor on VDD/VSS, and 0.1µF ceramic + 22µF electrolytic (ESR ≤ 100mΩ) on VREF to AGND. No external track/hold capacitor or reference is needed. These components ensure stable power delivery and low-noise reference performance essential for achieving 70dB SINAD and ±1 LSB INL.
How does the MODE pin configure MAX120CWG behavior?
The MODE pin on MAX120CWG selects the INT/BUSY output function and operating mode: tied to VDD configures INT output (pulse low on conversion completion); left open or tied to DGND configures BUSY output (low during conversion); tied to DGND with CS/RD/CONVST also low enables continuous-conversion mode. This pin directly determines status signaling semantics and system-level timing coordination - incorrect configuration causes µP synchronization failures.
Can MAX120CWG interface directly with a FIFO buffer?
Yes - the MAX120CWG supports direct FIFO interfacing in stand-alone (mode 2) and continuous-conversion (mode 5) modes. In mode 5, conversions occur every 14 clock cycles, and INT/BUSY rising edge indicates new data ready. The MAX120CWG's three-state outputs remain enabled, allowing seamless streaming into IDT7200 or similar FIFOs without µP intervention - reducing interrupt overhead and enabling sustained 428–500ksps data capture.
What is the analog input impedance of MAX120CWG?
The MAX120CWG analog input presents a 6kΩ resistance in parallel with 10pF capacitance at AIN, per its equivalent input circuit. This impedance remains stable across the ±5V input range and is independent of conversion state. Designers must account for this load when selecting driving op-amps - unity-gain stable devices with ≥10mA output drive capability are recommended to maintain 350ns acquisition time and avoid settling errors.
MAX120CWG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V, -10.8V ~ 15.75V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX120CWG FAQ
1.How can I place an order for MAX120CWG through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX120CWG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX120CWG reliable?
The price and inventory of MAX120CWG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX120CWG is usually 5 days.
3.What payment methods are accepted for MAX120CWG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX120CWG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX120CWG?
MAX120CWG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX120CWG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX120CWG?
For technical support, including MAX120CWG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX120CWG requirements.
6.How does Aetrix verify that MAX120CWG is sourced from the original manufacturer or authorized distributors?
All MAX120CWG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX120CWG meets industry standards.
7.What is the process for return or replacement of MAX120CWG?
All MAX120CWG units undergo pre-shipment inspection (PSI). If there is an issue with MAX120CWG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX120CWG part is unused and in its original packaging.
Return procedure for MAX120CWG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX120CWG Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
