Analog Devices Inc./Maxim Integrated MAX122BCAG+
- Part No.:
- MAX122BCAG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
MAX122BCAG+.pdf
- Description:
- IC ADC 12BIT SAR 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX122BCAG+ from Maxim Integrated is a 12-bit, 333ksps BiCMOS sampling analog-to-digital converter with integrated track/hold and -5V buried-zener reference, designed for high-speed bipolar data acquisition in systems requiring ±5V input range, TTL/CMOS-compatible digital interfacing, and low-noise performance up to 1.5MHz full-power bandwidth.
For engineers reviewing the MAX122BCAG+ datasheet, MAX122BCAG+ pinout, MAX122BCAG+ application, or MAX122BCAG+ equivalent, this page delivers verified electrical specifications, mode-specific timing behavior, real-world dynamic performance (SINAD ≥69dB, THD ≤-75dB), package-confirmed pin functions, and validated alternative options for signal chain design.
Technical Context
The MAX122BCAG+ implements successive approximation architecture with on-chip track/hold, supporting five distinct operational modes (full-control, stand-alone, slow-memory, ROM, and continuous-conversion) via MODE, CONVST, RD, and CS control logic. Its internal -5V reference provides ±25ppm/°C drift and sinks up to 5mA.
It accepts 0.1MHz–5MHz TTL-compatible clock inputs, achieves 2.6µs conversion time (14-clock-cycle fixed or 13/14-cycle variable), and delivers two's-complement 12-bit output with 75ns data-access time, 30ps aperture jitter, and ±5V analog input tolerance to ±15V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes with no missing codes over temperature |
| Conversion Time | 2.6µs - enables 333ksps sustained throughput with 14-clock-cycle deterministic timing |
| Analog Input Range | ±5V - supports bipolar signal acquisition without external level-shifting circuitry |
| Reference Output | -5.00V ±2mV - internally generated buried-zener reference with 22µF + 0.1µF bypass requirement |
| SINAD | ≥69dB at 50kHz - ensures ≥11.3 effective number of bits (ENOB) for medium-bandwidth signal fidelity |
| THD | ≤-75dB (first five harmonics) - minimizes harmonic contamination in audio and telecom spectral analysis |
| Power Dissipation | 210mW typical - enables operation in thermally constrained industrial PCB layouts |
| Aperture Jitter | 30ps RMS - limits SNR degradation to <0.1dB at 100kHz input frequency |
Pinout & Package
MAX122BCAG+ is housed in a 24-pin SSOP (Shrink Small Outline Package) with 0.635mm pitch, RoHS-compliant lead-free finish, and thermal derating of 8.00mW/°C above +70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (MODE) | Mode configuration input | Hardwired to VDD, DGND, or left open to select INT/BUSY output behavior and operating mode (e.g., DGND enables continuous-conversion mode) |
| 2 (VSS) | Negative power supply | Accepts -10.8V to -15.75V; supplies internal reference and analog core; requires separate AGND connection |
| 3 (VDD) | Positive power supply | Accepts +4.75V to +5.25V; powers digital logic and output buffers; bypassed with 0.1µF + 10µF to AGND |
| 4 (AIN) | Analog input terminal | ±5V bipolar input with 6kΩ || 10pF equivalent impedance; overvoltage tolerant to ±15V |
| 5 (VREF) | Reference voltage output | -5.00V output requiring 22µF electrolytic + 0.1µF ceramic bypass to AGND; sinks up to 5mA |
| 6 (AGND) | Analog ground reference | Must be isolated from DGND and connected only at single-point low-impedance source per layout guidelines |
| 7–11,13–19 (D11–D0) | Three-state data outputs | 12-bit two's-complement parallel bus (D11 MSB → D0 LSB); TTL/CMOS-compatible; enabled by CS/RD low |
| 12 (DGND) | Digital ground reference | Separate return path for digital I/O; tied to AGND only at power supply star point |
| 20 (CONVST) | Convert start trigger | Falling-edge sensitive; initiates T/H hold and SAR conversion; must remain low during conversion |
| 21 (CLKIN) | Master clock input | 0.1MHz–5MHz TTL-compatible input; defines conversion timing granularity and maximum throughput |
| 22 (INT/BUSY) | Status output | Configurable as interrupt (MODE=VDD) or busy flag (MODE=open/DGND); indicates conversion completion or in-progress state |
| 23 (CS) | Chip-select input | Active-low; enables data outputs when RD is also low; falling edge initiates conversion if CONVST and RD are low |
| 24 (RD) | Read strobe input | Active-low; enables data outputs when CS is low; falling edge initiates conversion if CONVST and CS are low |
Key Features
| Feature | Design Value |
|---|---|
| Integrated track/hold with 350ns acquisition time | Eliminates need for external sample-hold IC and reduces board space while maintaining 1.5MHz full-power bandwidth |
| Bipolar ±5V input with ±15V overvoltage tolerance | Supports direct connection to industrial sensor outputs and legacy instrumentation without front-end protection circuitry |
| Five configurable interface modes | Enables seamless integration with microprocessors (mode 1/3/4), FIFO buffers (mode 2/5), or DMA-based systems without firmware modification |
| Low-noise 30ps aperture jitter | Preserves signal integrity in spectrum analysis applications where phase coherence across multiple samples is critical |
| On-chip -5V buried-zener reference | Removes dependency on external precision reference ICs and simplifies BOM for cost-sensitive data loggers |
| TTL/CMOS-compatible I/O with 75ns data-access time | Interfaces directly to 8051, ARM Cortex-M, and FPGA I/O banks without level translators or wait-state insertion |
Applications
| Digital Signal Processing | Audio and Telecom Processing |
|---|---|
Use Scenario: Real-time FFT-based spectral monitoring in baseband receiver chains using FPGA-accelerated processing. IC Role / Device Role / Timing Role: ADC front-end capturing 333ksps IQ samples with 69dB SINAD to feed into 1024-point FFT engine. Use Value: Enables detection of narrowband interferers within 50kHz bandwidth without SNR penalty from external reference noise. | Use Scenario: Voice codec interface in VoIP gateway hardware handling G.722 wideband audio encoding. IC Role / Device Role / Timing Role: Bipolar analog digitizer converting ±5V line-level signals into 12-bit two's-complement stream synchronized to 5MHz master clock. Use Value: Delivers -75dB THD to meet ITU-T G.722 distortion requirements while eliminating external op-amp gain stages. |
| Speech Recognition Systems | High-Speed Data Acquisition |
Use Scenario: Edge-based keyword spotting on embedded microcontrollers using MFCC feature extraction. IC Role / Device Role / Timing Role: Low-latency analog capture block feeding 333ksps samples into Cortex-M4 DSP library routines. Use Value: 2.6µs conversion time ensures sub-millisecond end-to-end latency from microphone preamp to feature vector generation. | Use Scenario: Portable oscilloscope module acquiring transient waveforms from industrial sensors with 1.5MHz analog bandwidth. IC Role / Device Role / Timing Role: Stand-alone mode (MODE=open, RD=CS=DGND) driving FIFO buffer at 333ksps without CPU intervention. Use Value: Reduces µP interrupt overhead by >90% compared to polled read architecture, extending battery life in handheld instruments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, medium-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 2.5V single-supply, SPI interface, 200ksps, no internal reference | Requires external reference and level-shifting for ±5V inputs; suited for low-voltage portable designs | Select when system uses 2.5V rails and serial interface is preferred over parallel bus |
| AD7892BRZ-2 | ±5V dual-supply, 500ksps, 12-bit, no internal reference, SOIC-24 package | Needs external -5V reference; higher throughput but lacks integrated track/hold and reference | Select when higher speed (500ksps) is required and external reference design is already established |
Compared with ADS7822U and AD7892BRZ-2, the MAX122BCAG+ uniquely integrates both track/hold and -5V reference in a single SSOP package, reducing component count and layout complexity for ±5V bipolar acquisition-whereas alternatives require external support circuitry or sacrifice integration for speed or interface flexibility.
Availability
MAX122BCAG+ is available at Aetrix Electronics and suitable for digital signal processing, audio and telecom processing, speech recognition systems, and high-speed data acquisition requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for MAX122BCAG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The MAX120/MAX122 product line was engineered for precision, high-throughput data acquisition in systems demanding integrated signal conditioning-specifically targeting applications where ±5V bipolar input, low-jitter sampling, and minimal external components are critical design constraints.
FAQ
What is the maximum clock frequency supported by the MAX122BCAG+?
The MAX122BCAG+ accepts TTL-compatible clock inputs from 0.1MHz to 5MHz. Operation above 5MHz is not guaranteed and may result in invalid conversions or timing violations. The 5MHz limit ensures reliable 2.6µs conversion time and 333ksps throughput across the full industrial temperature range (-40°C to +85°C). This specification is confirmed in the Electrical Characteristics table under "Clock Frequency" for MAX122.
Does the MAX122BCAG+ require external components for basic operation?
Yes-the MAX122BCAG+ requires external decoupling capacitors: 0.1µF ceramic + 10µF electrolytic on VDD to AGND, and 22µF electrolytic + 0.1µF ceramic on VREF to AGND. These are mandatory for stable reference operation and noise suppression. No external track/hold capacitor or reference IC is needed, as both are integrated. All logic I/O is TTL/CMOS-compatible and requires no level shifters.
How does the MODE pin configure the INT/BUSY output on the MAX122BCAG+?
On the MAX122BCAG+, the MODE pin determines INT/BUSY behavior: when tied to VDD, it functions as an interrupt output (low pulse upon conversion completion); when open or tied to DGND, it functions as a busy flag (low during conversion, high when data is ready). This configuration is hardwired and affects timing relationships in all five operational modes-verified in the Pin Description and Operating Modes sections of the datasheet.
What is the analog input impedance of the MAX122BCAG+ and how does it affect signal source design?
The MAX122BCAG+ presents a 6kΩ resistance in parallel with 10pF capacitance at the AIN pin. This loading requires source impedances ≤1kΩ to maintain full 1.5MHz full-power bandwidth and minimize settling error. High-impedance sensors must use a unity-gain buffer (e.g., rail-to-rail op-amp) before AIN. The 350ns acquisition time assumes proper drive capability-confirmed in the "Analog Input Track/Hold" section and Figure 4 equivalent circuit.
Can the MAX122BCAG+ operate with an external reference voltage?
Yes-the MAX122BCAG+ allows external override of its internal -5V reference if the external source provides -5.05V to -5.10V and can sink ≥5mA. The same VREF bypass capacitors (22µF + 0.1µF) remain mandatory. This mode is used when higher initial accuracy or lower drift than the internal ±25ppm/°C is required. External reference compatibility is explicitly stated in the "Internal Reference" section of the datasheet.
MAX122BCAG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 333k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V, -10.8V ~ 15.75V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX122BCAG+ FAQ
1.How can I place an order for MAX122BCAG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX122BCAG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX122BCAG+ reliable?
The price and inventory of MAX122BCAG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX122BCAG+ is usually 5 days.
3.What payment methods are accepted for MAX122BCAG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX122BCAG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX122BCAG+?
MAX122BCAG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX122BCAG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX122BCAG+?
For technical support, including MAX122BCAG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX122BCAG+ requirements.
6.How does Aetrix verify that MAX122BCAG+ is sourced from the original manufacturer or authorized distributors?
All MAX122BCAG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX122BCAG+ meets industry standards.
7.What is the process for return or replacement of MAX122BCAG+?
All MAX122BCAG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX122BCAG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX122BCAG+ part is unused and in its original packaging.
Return procedure for MAX122BCAG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX122BCAG+ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

