Analog Devices Inc./Maxim Integrated MAX13013EBT
- Part No.:
- MAX13013EBT
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
MAX13013EBT.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 6UCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX13013EBT from Maxim Integrated is a single-channel bidirectional logic-level translator enabling 100Mbps data transfer between +1.2V to +3.6V voltage domains. It features independent VL and VCC supplies, active-high EN control, tri-state capability, and operates across –40°C to +85°C. Used in SPI/MICROWIRE interfaces between low-voltage ASICs and higher-voltage systems.
For engineers reviewing the MAX13013EBT datasheet, MAX13013EBT pinout, MAX13013EBT application, or MAX13013EBT equivalent, this page delivers verified electrical specs, UCSP-6 package details, timing behavior under 15pF load, supply current vs. temperature, and real-world level-shifting use cases in portable communications and GPS modules.
Technical Context
The MAX13013EBT implements a one-shot accelerator output stage architecture that activates only during signal transitions on either I/O VL_ or I/O VCC_, minimizing quiescent current. Its bidirectional path supports simultaneous VL↔VCC translation without inversion on a single line.
It requires driver output impedance <25Ω and peak current >20mA for reliable edge acceleration. Input thresholds are defined as VIHL/VILL = 2/3×VL and 1/3×VL, while VOHL/VOLL = 2/3×VL and 1/3×VL at 20µA load - ensuring CMOS-compatible switching margins across its full VL (1.2V–VCC−0.4V) and VCC (1.65V–3.6V) ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 100Mbps guaranteed when VL ≥ 1.8V; 80Mbps when VL ≥ 1.2V - defines maximum SPI clock frequency support |
| VCC Range | +1.65V to +3.6V - enables interface with 1.8V, 2.5V, 3.3V systems |
| VL Range | +1.2V to (VCC − 0.4V) - supports ultra-low-voltage ASICs and PLDs |
| Supply Current (Active) | 0.1µA typical IQVCC/IQVL - enables always-on level shifting in battery-powered devices |
| Tri-State Supply Current | 0.03µA (VCC), 0.1µA (VL) - reduces system standby power by >99% vs. active mode |
| Propagation Delay | 6.5ns (VL→VCC), 6ns (VCC→VL) at 15pF - ensures sub-7ns timing budget for high-speed serial links |
| Rise/Fall Time | ≤4ns (I/O VCC_), ≤2.5ns (I/O VL_) at 15pF - meets 100Mbps NRZ eye-opening requirements |
Pinout & Package
MAX13013EBT is packaged in a 3 × 2 wafer-level chip-scale package (UCSP-6) with bumps on the bottom of the die. The package measures 1.4mm × 1.0mm × 0.5mm and is lead-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/O VL1 | VL-referenced bidirectional I/O | Connects to low-voltage domain (1.2V–1.8V); tolerates up to VL+0.3V |
| VCC | High-side supply input | Accepts +1.65V to +3.6V; must be bypassed with 0.1µF ceramic capacitor |
| GND | Ground reference | Common return for both VL and VCC supplies; critical for noise immunity |
| I/O VCC1 | VCC-referenced bidirectional I/O | Connects to high-voltage domain (1.8V–3.3V); tolerates up to VCC+0.3V |
| VL | Low-side supply input | Accepts +1.2V to (VCC−0.4V); must be bypassed with 0.1µF ceramic capacitor |
| EN | Active-high enable input | Pull to VL for normal operation; pull to GND to place all I/Os in tri-state |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional level translation | Single-line VL↔VCC translation without external direction control or signal inversion |
| Ultra-low quiescent current | 0.1µA active supply current enables multi-year battery life in portable GPS receivers |
| Guaranteed 100Mbps performance | Validated at VL ≥ 1.8V and CIO ≤ 15pF - supports full-speed SPI Mode 0/3 at 50MHz clock |
| Wide VL operating range | Supports 1.2V logic (e.g., ARM Cortex-M0+ I/O) interfacing to 3.3V peripherals like SD card controllers |
| Tri-state enable with leakage control | EN-driven tri-state reduces VCC/VL supply currents to 0.03µA/0.1µA - eliminates bus contention during sleep |
Applications
| GPS Module Interface | SPI Flash Memory Bridge |
|---|---|
Use Scenario: Connecting a 1.2V GPS baseband processor to a 3.3V RF front-end IC via SPI control lines. IC Role / Device Role / Timing Role: Bidirectional level translator for SCLK, MOSI, MISO, and CS signals with sub-7ns propagation delay. Use Value: Eliminates need for discrete MOSFET translators or dual-supply buffers, reducing BOM count and PCB area by 60%. |
Use Scenario: Enabling a 1.8V microcontroller to communicate with a 3.3V SPI NOR flash memory (e.g., Winbond W25Q80). IC Role / Device Role / Timing Role: Single-channel translator for MOSI/MISO lines, preserving signal integrity at 50MHz clock rates. Use Value: Maintains 100Mbps data throughput while consuming only 0.1µA - critical for low-power firmware update modes. |
| Portable POS Terminal | Cell Phone Baseband Interface |
Use Scenario: Level-shifting between a 1.2V secure element (e.g., SAM) and a 3.3V payment controller in EMV-compliant terminals. IC Role / Device Role / Timing Role: Isolates voltage domains while supporting ISO7816-like synchronous serial protocols. Use Value: Meets <1µA standby current requirement for tamper-detection circuitry during idle states. |
Use Scenario: Interfacing a 1.2V application processor (e.g., Qualcomm Snapdragon) to a 2.8V camera sensor module over MIPI C-PHY auxiliary lines. IC Role / Device Role / Timing Role: Translates control/status signals (RESET, STANDBY, INT) with <2.5ns I/O VL_ fall time. Use Value: Prevents logic misreads caused by slow edges in 1.2V domain, improving camera initialization reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0101DCKR | Open-drain outputs require external pullups; 60Mbps max rate at 1.8V VL; 5-pin SC70 package | Lacks tri-state enable; unsuitable for bus-sharing architectures requiring dynamic isolation | Select when cost sensitivity outweighs speed and enable control needs |
| SN74AVC1T45DBVR | Direction pin required; 3.6V VCC max; 1.65V–3.6V I/O voltage range; 6-pin SOT-23 | Unidirectional per channel; adds PCB routing complexity for bidirectional SPI | Choose only if existing design uses direction-controlled topology and space allows larger footprint |
Compared with TXS0101DCKR and SN74AVC1T45DBVR, the MAX13013EBT uniquely delivers true bidirectional translation without direction pins or pullups, guarantees 100Mbps at 1.8V VL, and provides ultra-low 0.03µA tri-state VCC current - making it optimal for compact, battery-critical, high-speed portable interfaces.
Availability
MAX13013EBT is available at Aetrix Electronics and suitable for GPS modules, portable POS terminals, cell phone baseband interfaces, and SPI flash bridges requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for MAX13013EBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-speed digital ICs for industrial, medical, automotive, and communications applications.
The MAX13013EBT belongs to Maxim's high-speed level translation product line, engineered specifically for multivoltage system interconnect in space-constrained, low-power portable electronics.
FAQ
What is the minimum VL voltage supported by the MAX13013EBT?
The MAX13013EBT supports VL down to +1.2V, provided VL ≤ VCC − 0.4V. At VL = 1.2V, the device guarantees 80Mbps data rate and maintains valid input thresholds (VIHL = 0.8V, VILL = 0.4V) and output drive (VOHL = 0.8V, VOLL = 0.4V at 20µA). This enables direct interfacing with 1.2V FPGA I/O banks and ultra-low-power microcontrollers. The MAX13013EBT remains functional even during VL > VCC at startup, preventing latch-up.
Does the MAX13013EBT require external pullup resistors on its I/O lines?
No, the MAX13013EBT does not require external pullup resistors. Its I/O VL_ pins integrate 120Ω pullup and 75Ω pulldown networks, while I/O VCC_ pins include 2.5kΩ pullup/pulldown resistors - sufficient for CMOS input biasing and bus termination. External pullups would conflict with these internal networks and degrade rise/fall times. The MAX13013EBT's architecture relies on active one-shot drivers, not passive resistive biasing, for edge acceleration.
How does the enable (EN) pin affect power consumption in the MAX13013EBT?
When EN is driven low (GND), the MAX13013EBT places both I/O VL1 and I/O VCC1 into high-impedance tri-state and reduces VCC supply current to 0.03µA and VL supply current to 0.1µA at +25°C. This represents a >99.9% reduction versus active-mode current (0.1µA). The tri-state condition isolates both voltage domains electrically, eliminating bus contention and leakage paths - a key feature for MAX13013EBT use in battery-backed GPS modules during deep-sleep cycles.
Can the MAX13013EBT translate between 1.8V and 3.3V domains at 100Mbps?
Yes, the MAX13013EBT guarantees 100Mbps data rate when VL ≥ 1.8V and load capacitance ≤ 15pF on either I/O side. With VL = 1.8V and VCC = 3.3V, propagation delays are 6.5ns (VL→VCC) and 6ns (VCC→VL), and rise/fall times are ≤2.5ns (I/O VL_) and ≤4ns (I/O VCC_) - fully compliant with SPI Mode 0/3 timing at 50MHz clock (20ns period). The MAX13013EBT's one-shot accelerator architecture ensures consistent edge speed across this voltage combination.
What package type is used for the MAX13013EBT, and what are its key mechanical dimensions?
The MAX13013EBT uses a 3 × 2 UCSP-6 (wafer-level chip-scale) package with bumps on the bottom of the die. Its footprint is 1.4mm × 1.0mm, thickness is 0.5mm, and bump pitch is 0.5mm. The package is lead-free, RoHS-compliant, and designed for reflow soldering per JEDEC J-STD-020. This ultra-compact form factor makes the MAX13013EBT ideal for space-constrained applications like wearable GPS trackers and slim smartphone modules where SC70 or SOT-23 packages are prohibitively large.
MAX13013EBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 1
- Voltage - VCCA:
- 1.2 V ~ 3.2 V
- Voltage - VCCB:
- 1.65 V ~ 3.6 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Tri-State, Non-Inverted
- Data Rate:
- 100Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WFBGA, CSPBGA
MAX13013EBT FAQ
1.How can I place an order for MAX13013EBT through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX13013EBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX13013EBT reliable?
The price and inventory of MAX13013EBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX13013EBT is usually 5 days.
3.What payment methods are accepted for MAX13013EBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX13013EBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX13013EBT?
MAX13013EBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX13013EBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX13013EBT?
For technical support, including MAX13013EBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX13013EBT requirements.
6.How does Aetrix verify that MAX13013EBT is sourced from the original manufacturer or authorized distributors?
All MAX13013EBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX13013EBT meets industry standards.
7.What is the process for return or replacement of MAX13013EBT?
All MAX13013EBT units undergo pre-shipment inspection (PSI). If there is an issue with MAX13013EBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX13013EBT part is unused and in its original packaging.
Return procedure for MAX13013EBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX13013EBT Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

