Analog Devices Inc./Maxim Integrated MAX13035EETE+
- Part No.:
- MAX13035EETE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
MAX13035EETE+.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX13035EETE+ from Maxim Integrated is a 6-channel bidirectional logic-level translator IC designed for high-speed voltage translation between VL (1.62V–3.2V) and VCC (2.2V–3.6V) domains in memory-card interfaces. It supports 100Mbps data rates, features a dedicated CLK_RET output for clock return functionality, and includes ±15kV HBM ESD protection on I/O VCC lines - enabling robust SD/MiniSD/MMC card level translation in portable storage systems.
For engineers reviewing the MAX13035EETE+ datasheet, MAX13035EETE+ pinout, MAX13035EETE+ application, or MAX13035EETE+ equivalent, key selection considerations include its TQFN-EP (4mm × 4mm) package with exposed paddle, automatic shutdown when VL > VCC + 0.7V, tri-state leakage <2µA during shutdown, and guaranteed 6.5ns propagation delay (typ.) driving I/O VL_ to I/O VCC_ at 100Mbps.
Technical Context
The MAX13035EETE+ implements an nMOS pass-gate architecture with integrated rise/fall-time accelerator stages that activate only during signal transitions, minimizing static power while achieving sub-7ns propagation delay. Its dual-supply operation (VL and VCC) enables true bidirectional level shifting without direction control pins.
Unlike earlier family members (e.g., MAX13030E–MAX13034E), the MAX13035EETE+ omits the EN input and instead integrates a CLK_RET output tied to CLK_VL - making it specifically optimized for clock-forwarding applications in SD card host controllers where clock integrity and low skew are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 6 bidirectional I/O channels plus dedicated CLK_VL/CLK_VCC/CLK_RET path |
| Max Data Rate | 100Mbps - supports full-speed SD/SDHC/SDXC and MMC4.x protocols |
| Voltage Ranges | VL = +1.62V to +3.2V; VCC = +2.2V to +3.6V - covers 1.8V/3.3V domain bridging |
| Propagation Delay | 6.5ns (typ.) from I/O VL_ to I/O VCC_; 8ns (max) for MAX13035EETE/V+T variant |
| ESD Protection | ±15kV HBM on I/O VCC_/CLK_VCC - eliminates need for external TVS in card slots |
| Shutdown Current | 2µA (max) IQVCC and 0.1µA (max) IQVL when VL > VCC + 0.7V - enables zero-power standby during card removal |
| Package | 16-pin TQFN-EP (4mm × 4mm, 0.5mm pitch) with thermally enhanced exposed paddle |
Pinout & Package
MAX13035EETE+ uses a 16-pin TQFN-EP (4mm × 4mm) package with exposed paddle connected to GND for thermal and ESD performance. Pin numbering follows standard top-view orientation with Pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | GND | Ground reference for both VL and VCC domains; exposed paddle must be soldered to PCB ground plane |
| 2 | I/O VCC1 | Bidirectional channel referenced to VCC - connects to host-side DAT0 or CMD line |
| 3–4, 12–13 | I/O VCC2–I/O VCC5 | VCC-referenced bidirectional data paths - support DAT1–DAT4 and CLOCK signals |
| 5 | CLK_VCC | CLK output referenced to VCC - driven by internal translation of CLK_VL input |
| 6–9 | I/O VL1–I/O VL5 | VL-referenced bidirectional channels - connect directly to memory card DAT/CMD/CLK lines |
| 10 | CLK_VL | CLK input referenced to VL - receives clock from memory card; triggers CLK_RET output |
| 11 | CLK_RET | Dedicated VL-referenced clock return - mirrors CLK_VL with matched timing for feedback loops |
| 14–15 | VL, VCC | Separate supply rails - VL powers low-voltage side (card), VCC powers host side; decoupling required per pin |
Key Features
| Feature | Design Value |
|---|---|
| CLK_RET output | Provides phase-aligned, VL-referenced copy of CLK_VL - essential for clock-synchronous card detection and timing validation |
| Automatic shutdown | Disables translation when VL > VCC + 0.7V - prevents latch-up and ensures safe hot-plug behavior during card insertion/removal |
| Internal 30µA pullups | Eliminates need for external resistors on DAT/CMD lines - reduces BOM count and board area in space-constrained card slots |
| Rise/fall-time accelerators | Sub-3ns pulse-driven output drivers - maintain 100Mbps timing margins even with 15pF load capacitance |
| Tri-state leakage | <2µA during shutdown - preserves battery life in portable devices with intermittent card access |
Applications
| SD Card Interface | MMC/TransFlash Interface |
|---|---|
Use Scenario: Host controller (3.3V) communicating with SD card (1.8V) over 4-bit DAT bus and command line. IC Role / Device Role / Timing Role: Bidirectional level translator for DAT0–DAT3, CMD, and CLK; CLK_RET provides feedback for clock domain synchronization. Use Value: Enables full-speed SDHC operation without external direction control or pullup resistors - reducing layout complexity and component count. | Use Scenario: Embedded microcontroller (2.8V I/O) interfacing with MMC v4.x card (1.8V core). IC Role / Device Role / Timing Role: Translates all six MMC signals (CLK, CMD, DAT0–DAT3, RST) across voltage domains while maintaining timing alignment via CLK_RET. Use Value: Guarantees 100Mbps throughput and ±15kV ESD tolerance - meeting JEDEC MO-220 requirements for removable media interfaces. |
| Memory Stick Pro Duo | Industrial Secure Digital Slot |
Use Scenario: Digital camera SoC (3.0V) connecting to Memory Stick Pro Duo card (1.8V interface). IC Role / Device Role / Timing Role: Level shifts serial command/data lines and clock; CLK_RET allows host to verify clock presence before initialization. Use Value: Supports 60MB/s transfer rates with sub-7ns propagation delay - eliminating timing violations in high-resolution burst capture. | Use Scenario: Industrial PLC with hot-swappable SD slot operating in -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Provides robust level translation with automatic shutdown during card removal and ESD-hardened I/O. Use Value: Ensures reliable firmware updates and logging via SD card under harsh EMI and temperature cycling conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX13030EETE+ | Includes EN pin; no CLK_RET; same 6-channel bidirectional architecture and voltage ranges | Suitable for generic multivoltage I/O translation where clock return is unnecessary | Select MAX13030EETE+ when system requires software-controlled shutdown via EN signal and does not need CLK_RET feedback |
| TXB0306RUTR | TI device with auto-direction sensing; 3.6V max VCCA; no dedicated clock return path; different pinout | Used in general-purpose GPIO translation; lacks SD-specific timing guarantees and ESD rating | Select TXB0306RUTR only for non-critical, low-speed (<24Mbps) applications where ESD robustness and clock alignment are not required |
Compared with MAX13030EETE+, the MAX13035EETE+ trades enable control for precise clock return capability - making it uniquely suited for SD/SDIO host designs requiring timing-critical clock feedback. Compared with TXB0306RUTR, it delivers higher speed, superior ESD protection, and deterministic propagation delay - critical for certified memory card interfaces.
Availability
MAX13035EETE+ is available at Aetrix Electronics and suitable for SD card readers, embedded MMC hosts, industrial secure digital slots, and portable media controllers requiring stable component supply across extended temperature and high-reliability environments.
Supply support for MAX13035EETE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-speed interface solutions for industrial, communications, and consumer applications.
The MAX13030E–MAX13035E product line was engineered specifically for high-integrity, high-speed memory-card level translation - addressing timing, ESD, and power constraints inherent in portable storage interfaces.
FAQ
What is the primary function of the CLK_RET pin on the MAX13035EETE+?
The CLK_RET pin on the MAX13035EETE+ outputs a VL-referenced copy of the CLK_VL input signal. It is not a buffered or regenerated clock but a direct, low-skew return path used by host controllers to verify clock presence, synchronize timing recovery circuits, and validate card readiness before command issuance - a feature absent in other MAX1303x family members like MAX13030EETE+.
Does the MAX13035EETE+ support automatic shutdown, and how does it differ from MAX13030EETE+?
Yes, the MAX13035EETE+ supports automatic shutdown when VL exceeds VCC + 0.7V - disabling translation and reducing supply current to ≤2µA. Unlike MAX13030EETE+, which uses an EN pin for manual shutdown, the MAX13035EETE+ has no EN pin and relies solely on this voltage-threshold-based automatic mode - simplifying design for hot-plug memory card slots where VCC may be sequenced after VL.
Can the MAX13035EETE+ be used with open-drain drivers, and what pullup mechanism does it use?
Yes, the MAX13035EETE+ supports both push-pull and open-drain drivers. It uses internal 30µA current-source pullups on all I/O lines (I/O VL_, I/O VCC_, CLK_VL, CLK_RET), eliminating the need for external pullup resistors. This design ensures consistent rise times across voltage domains and avoids conflicts with open-drain bus arbitration - critical for SD card DAT line sharing.
What is the maximum capacitive load the MAX13035EETE+ can drive while maintaining 100Mbps operation?
The MAX13035EETE+ maintains 100Mbps data rate with ≤10pF load on I/O VCC_ lines and ≤15pF load on I/O VL_ lines when using 150Ω source impedance and typical supply voltages (VCC = 3.3V, VL = 1.8V). Exceeding these loads increases rise/fall time and propagation delay - degrading timing margins; the device's built-in accelerator stages help mitigate this up to ~25pF, but 100Mbps compliance is only guaranteed within the specified limits.
How does the MAX13035EETE+ handle ESD protection, and which pins are covered?
The MAX13035EETE+ provides ±15kV Human Body Model (HBM) ESD protection specifically on all I/O VCC_ pins and CLK_VCC - the high-voltage side of the interface. I/O VL_ and CLK_VL pins are rated to ±12kV (IEC 61000-4-2 air-gap) and ±8kV (contact discharge). This asymmetric protection aligns with real-world stress profiles where host-side lines face greater ESD exposure than card-side traces.
MAX13035EETE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- Packaging:
- Tube
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 6
- Voltage - VCCA:
- 1.62 V ~ 3.2 V
- Voltage - VCCB:
- 2.2 V ~ 3.6 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull
- Data Rate:
- 100Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Power Supply Decoupling
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN Exposed Pad
MAX13035EETE+ FAQ
1.How can I place an order for MAX13035EETE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX13035EETE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX13035EETE+ reliable?
The price and inventory of MAX13035EETE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX13035EETE+ is usually 5 days.
3.What payment methods are accepted for MAX13035EETE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX13035EETE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX13035EETE+?
MAX13035EETE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX13035EETE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX13035EETE+?
For technical support, including MAX13035EETE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX13035EETE+ requirements.
6.How does Aetrix verify that MAX13035EETE+ is sourced from the original manufacturer or authorized distributors?
All MAX13035EETE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX13035EETE+ meets industry standards.
7.What is the process for return or replacement of MAX13035EETE+?
All MAX13035EETE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX13035EETE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX13035EETE+ part is unused and in its original packaging.
Return procedure for MAX13035EETE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX13035EETE+ Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

