Analog Devices Inc./Maxim Integrated MAX13058EEWG+T
- Part No.:
- MAX13058EEWG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
MAX13058EEWG+T.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 24WLP
- Quantity:
- Payment:

- Shipping:

Inventory:1,971
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX13058EEWG+T from Maxim Integrated is an 8-channel, bidirectional, high-speed logic-level translator IC designed for voltage-domain bridging between low-voltage (1.62V–3.2V) and higher-voltage (2.2V–3.6V) digital interfaces. It supports guaranteed 100Mbps data transfer with 2.5ns typical rise/fall times, internal 40µA pull-up current sources, and automatic shutdown when VCC < VL. It is used in portable communication devices, camera modules, and smart card readers requiring robust multivoltage I/O translation.
For engineers reviewing the MAX13058EEWG+T datasheet, MAX13058EEWG+T pinout, MAX13058EEWG+T application, or MAX13058EEWG+T equivalent, key selection criteria include its 8-channel bidirectional operation, 100Mbps push-pull performance, shutdown behavior under VCC/VL mismatch, ESD robustness (±15kV HBM), and WLP-24 package compatibility with space-constrained portable designs.
Technical Context
The MAX13058EEWG+T implements an nMOS pass-gate architecture with dedicated rise/fall time accelerator stages per channel, enabling fast edge transitions without external pull-ups. Its dual-supply operation (VL and VCC) allows independent logic-level definition on each side, with input thresholds scaled to VL and VCC (e.g., VIHL = VL – 0.2V, VIHC = VCC – 0.4V).
It features active-low enable (EN) control and automatic shutdown when VCC falls below VL, with defined I/O states during shutdown: both I/O VL_ and I/O VCC_ are pulled to GND via 10kΩ internal resistors - a distinguishing trait of the MAX13058E variant confirmed in the Ordering Information/Selector Guide.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 8 bidirectional I/O channels - enables compact translation of full parallel buses or multi-signal interfaces without discrete solutions. |
| Data Rate | 100Mbps (push-pull drivers) - supports high-speed protocols like SPI, UART, or GPIO-bus interfaces in portable systems. |
| Supply Range | VL: +1.62V to +3.2V; VCC: +2.2V to +3.6V - covers common low-power domains (1.8V, 2.5V, 3.3V) and ensures interoperability across ASIC/FPGA voltage rails. |
| Rise/Fall Time | 2.5ns typical (CI/O ≤15pF) - minimizes timing skew and supports clean signal integrity at high frequencies. |
| ESD Protection | ±15kV HBM, ±15kV IEC 61000-4-2 air, ±8kV contact - eliminates need for external TVS diodes on I/O VCC lines in handheld end equipment. |
| Shutdown Behavior | I/O VL_ and I/O VCC_ internally pulled to GND via 10kΩ resistors - provides known low-impedance fail-safe state during power sequencing or fault conditions. |
| Package | 24-bump WLP (0.4mm pitch, 2.1mm × 2.1mm) - enables ultra-compact placement in camera modules and thin mobile PCBs. |
Pinout & Package
MAX13058EEWG+T is housed in a lead-free, RoHS-compliant 24-bump Wafer-Level Package (WLP) with 0.4mm pitch and footprint of 2.1mm × 2.1mm. The exposed silicon die top-side connects to PCB pads; bump layout follows standard W241B2-1 land pattern per Maxim document 21-0219.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/O VL1–I/O VL8 | VL-referenced bidirectional I/O | Accept and drive signals referenced to VL supply; internally pulled up with 40µA current source - compatible with open-drain or push-pull drivers. |
| I/O VCC1–I/O VCC8 | VCC-referenced bidirectional I/O | Translate and deliver level-shifted signals referenced to VCC; same internal pull-up architecture as VL side. |
| VL | Low-voltage logic supply | Defines logic-high threshold on VL-side I/Os; must be ≤ VCC − 0.2V for normal operation. |
| VCC | High-voltage logic supply | Defines logic-high threshold on VCC-side I/Os; powers internal accelerators and EN logic. |
| EN | Enable control input | Active-high; drives device into low-power shutdown when pulled low; also triggers automatic shutdown if VCC < VL. |
| GND | Ground reference | Common return for VL, VCC, and all I/O paths; requires low-inductance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional 100Mbps translation | Enables full-duplex, high-speed interface bridging (e.g., 1.8V sensor ↔ 3.3V MCU) without direction-control pins or protocol inversion. |
| Internal 40µA pull-up current sources | Eliminates need for external pull-up resistors on I/O lines - reduces BOM count, board area, and capacitive loading in dense layouts. |
| Automatic VCC/VL mismatch shutdown | Prevents undefined I/O states during asymmetric power-up/down sequences - critical for reliable boot in battery-powered systems. |
| 10kΩ GND-tied shutdown termination | Guarantees safe, low-impedance default state on both sides during shutdown - avoids floating nodes and unintended wake-up in sleep modes. |
| Integrated rise/fall time accelerators | Reduces propagation delay skew (<2ns channel-to-channel) and maintains signal fidelity up to 100MHz clock rates with minimal external components. |
Applications
| Smart Card Readers | Camera Modules |
|---|---|
|
Use Scenario: Interfacing 1.8V smart card controller with 3.3V host processor over ISO/IEC 7816-3 compliant serial bus. IC Role / Device Role / Timing Role: Bidirectional level translator ensuring accurate T=0/T=1 protocol signaling across voltage domains while maintaining strict timing margins. Use Value: Enables direct integration without level-shifting discretes or custom logic, reducing layer count and improving EMI immunity in compact reader PCBs. |
Use Scenario: Connecting 1.8V image sensor parallel output (e.g., MIPI D-PHY TX) to 3.3V application processor GPIO or test interface. IC Role / Device Role / Timing Role: High-speed, low-skew translation of 8-bit parallel pixel data and sync signals with sub-6.5ns propagation delay. Use Value: Preserves signal integrity at >50MHz pixel clocks, avoids timing violations caused by RC delays from external pull-ups. |
| Portable POS Systems | Cell Phones |
|
Use Scenario: Bridging 1.8V secure element (SE) and 3.3V payment controller in EMV-compliant terminals with tight space constraints. IC Role / Device Role / Timing Role: Voltage-domain isolator supporting contactless (NFC) and contact (ISO 7816) interfaces with simultaneous bidirectional data flow. Use Value: WLP-24 footprint fits within 3mm × 3mm keep-out zones near SE chips; ±15kV ESD rating meets IEC 61000-4-2 Level 4 requirements. |
Use Scenario: Translating GPIO, reset, and interrupt signals between 1.8V baseband SoC and 3.3V peripheral ICs (e.g., audio codec, PMIC). IC Role / Device Role / Timing Role: Low-power, always-on translation path that remains functional during dynamic voltage scaling and deep-sleep mode transitions. Use Value: Shutdown current <2µA (VCC/VL) and automatic power-aware disable reduce system leakage - extends battery life in standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-channel bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX13056EEWG+ | I/O VL_ = Open Drain; I/O VCC_ = 10kΩ to GND during shutdown - asymmetric termination. | Suitable where VL-side must float or be actively driven during shutdown (e.g., shared bus with multiple masters). | Select MAX13056EEWG+ only if open-drain VL-side behavior is required; not drop-in compatible due to differing shutdown states. |
| TXS0108EJRGR | TI part with auto-direction sensing, 3.6V max VCC, no automatic VCC/VL shutdown, 1.65V–3.6V VL range. | Requires external pull-ups; lacks integrated ESD protection on VCC I/Os; higher quiescent current (≈15µA vs. 0.1µA shutdown). | Choose TXS0108EJRGR only for legacy designs using TI's auto-sensing architecture; MAX13058EEWG+T offers superior ESD, lower shutdown IQ, and deterministic termination. |
Compared with MAX13056EEWG+ and TXS0108EJRGR, MAX13058EEWG+T uniquely guarantees matched 10kΩ-to-GND termination on both sides during shutdown, delivers best-in-class ±15kV HBM/IEC ESD robustness without external components, and achieves lowest shutdown current (0.1µA) for battery-critical applications.
Availability
MAX13058EEWG+T is available at Aetrix Electronics and suitable for portable communication devices, camera modules, and smart card readers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX13058EEWG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and high-speed interface solutions for industrial, communications, and consumer applications.
The MAX13055E–MAX13058E family was designed specifically for high-speed, low-power, multivoltage system interfacing - targeting space-constrained portable electronics where reliability, ESD immunity, and deterministic power sequencing are critical.
FAQ
What is the guaranteed maximum data rate for MAX13058EEWG+T in push-pull mode?
The MAX13058EEWG+T guarantees 100Mbps data transfer in push-pull driver configurations, validated across the full operating temperature range (−40°C to +85°C) and supply ranges (VL = 1.62V–3.2V, VCC = 2.2V–3.6V). This performance assumes load capacitance ≤15pF on VL-side and ≤10pF on VCC-side I/Os, with source impedance <150Ω. Open-drain operation is limited to 1Mbps.
How does MAX13058EEWG+T behave during power-down when VCC is removed before VL?
When VCC drops below VL, the MAX13058EEWG+T automatically enters shutdown mode regardless of EN state. In this condition, both I/O VL_ and I/O VCC_ terminals are actively pulled to GND via internal 10kΩ resistors - a defined, low-impedance state confirmed for the MAX13058E variant in the Selector Guide. This prevents floating nodes and ensures predictable system behavior during asymmetric power sequencing.
Does MAX13058EEWG+T require external pull-up resistors on its I/O lines?
No. The MAX13058EEWG+T integrates 40µA current-source pull-ups on all I/O VL_ and I/O VCC_ lines, eliminating the need for external pull-up resistors. Using external resistors is explicitly discouraged in the datasheet, as they interfere with the internal rise/fall time accelerator circuitry and degrade timing performance. The internal pull-ups support both push-pull and open-drain drivers.
What is the ESD protection rating for MAX13058EEWG+T on the I/O VCC pins?
The MAX13058EEWG+T provides ±15kV ESD protection on all I/O VCC pins per Human Body Model (HBM) and ±15kV per IEC 61000-4-2 air-gap discharge. For contact discharge (IEC 61000-4-2), it delivers ±8kV robustness - sufficient to meet Level 4 compliance without external protection components in handheld and portable end equipment.
Can MAX13058EEWG+T be used with 1.2V logic on the VL side?
No. The MAX13058EEWG+T specifies a minimum VL supply of +1.62V. Operation below this voltage is outside the guaranteed specifications and may result in incorrect logic thresholds, increased propagation delay, or failure to meet the 100Mbps data rate. For 1.2V interfaces, consider alternative translators such as the MAX3378E or MAX3396E, which support lower VL ranges.
MAX13058EEWG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 8
- Voltage - VCCA:
- 1.62 V ~ 3.2 V
- Voltage - VCCB:
- 2.2 V ~ 3.6 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull
- Data Rate:
- 100Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Power Supply Decoupling
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WFBGA, WLBGA
MAX13058EEWG+T FAQ
1.How can I place an order for MAX13058EEWG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX13058EEWG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX13058EEWG+T reliable?
The price and inventory of MAX13058EEWG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX13058EEWG+T is usually 5 days.
3.What payment methods are accepted for MAX13058EEWG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX13058EEWG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX13058EEWG+T?
MAX13058EEWG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX13058EEWG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX13058EEWG+T?
For technical support, including MAX13058EEWG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX13058EEWG+T requirements.
6.How does Aetrix verify that MAX13058EEWG+T is sourced from the original manufacturer or authorized distributors?
All MAX13058EEWG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX13058EEWG+T meets industry standards.
7.What is the process for return or replacement of MAX13058EEWG+T?
All MAX13058EEWG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX13058EEWG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX13058EEWG+T part is unused and in its original packaging.
Return procedure for MAX13058EEWG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX13058EEWG+T Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

