Analog Devices Inc./Maxim Integrated MAX132CWG
- Part No.:
- MAX132CWG
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX132CWG.pdf
- Description:
- IC ADC 18BIT MULTI-SLOPE 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,845
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX132CWG from Maxim Integrated is an 18-bit plus sign, multi-slope integrating analog-to-digital converter (ADC) with serial interface, ±512mV input range (2µV/LSB), 16 conv/sec guaranteed throughput, and 15µVRMS noise. It delivers ±0.006% FSR accuracy at 16 conversions per second and supports 50Hz/60Hz line rejection via programmable integration timing - ideal for precision weigh scales and battery-powered data loggers.
For engineers reviewing the MAX132CWG datasheet, MAX132CWG pinout, MAX132CWG application, or MAX132CWG equivalent, this page provides verified technical context, validated pin functions, real-world use scenarios, confirmed alternatives, and supply-ready sourcing guidance - all grounded in the official MAX132 datasheet Rev 2 (8/95) and Maxim's product documentation.
Technical Context
The MAX132CWG uses multi-slope integration architecture with fixed-integration time followed by reference deintegration, enabling high resolution without sacrificing speed versus traditional dual-slope converters. Its internal oscillator supports crystal (32.768kHz) or external clock input, and integration period is programmable for exact 20ms (50Hz) or 16.67ms (60Hz) rejection.
Digital control is implemented via a 4-wire serial interface (CS, SCLK, DIN, DOUT) with twos-complement output coding and three user-accessible registers: two command input registers (for configuration and P0–P3 control) and one status register (EOC, polarity, sleep, collision). Four programmable digital outputs (P0–P3) support external multiplexer or PGA control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | ±18-bit (including sign bit); enables 2µV/LSB quantization over ±512mV full-scale range |
| Accuracy | ±0.006% FSR at 16 conv/sec; guaranteed integral nonlinearity error bound for precision measurement systems |
| Conversion Rate | Up to 100 conv/sec (reduced accuracy); 16 conv/sec guaranteed with 50Hz/60Hz rejection enabled |
| Input Noise | 15µVRMS; ensures stable low-level signal digitization without external averaging in many applications |
| Supply Current | 60µA typical (active), 1µA typical (sleep mode); enables multi-year operation on coin-cell batteries |
| Input Bias Current | ±2pA typical; preserves signal integrity when interfacing high-impedance transducers (e.g., strain gauges) |
| Common-Mode Rejection | ±0.25% FSR at ±500mV CM voltage; maintains accuracy across wide common-mode ranges in noisy industrial environments |
Pinout & Package
The MAX132CWG is housed in a 24-pin wide SO (Small Outline) package, RoHS-compliant, with gull-wing leads and 0.300" body width. Pin numbering follows standard SOIC convention, with Pin 1 at top-left corner (notch or dot indicator).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select Input | Active-low enable for serial communication; rising edge latches command data, falling edge loads output data |
| 2 (DIN) | Serial Data Input | Accepts 8-bit command packets on SCLK rising edge; controls register selection and P0–P3 states |
| 3 (DOUT) | Serial Data Output | Three-state output; shifts 18-bit conversion result (B18–B3) MSB-first on SCLK falling edge |
| 4 (SCLK) | Serial Clock Input | Drives synchronous serial interface; rising edge clocks DIN, falling edge clocks DOUT |
| 7 (P0), 8 (P1), 9 (P2), 10 (P3) | User-Programmable Digital Outputs | Configurable via Command Register 1; drive external multiplexers, PGAs, or status indicators |
| 11 (EOC) | End-of-Conversion Output | Active-high pulse signals completion of conversion; used for interrupt-driven or polled data acquisition |
| 12 (DGND) | Digital Ground | Return path for digital supply and interface logic; must be separated from AGND per layout guidelines |
| 13 (V−) | Negative Supply | −5V nominal rail; powers analog integrator and reference circuitry; absolute max −9V |
| 14 (IN HI), 15 (IN LO) | Differential Analog Inputs | Pseudo-differential pair accepting ±512mV full-scale swing; high-Z inputs minimize loading on sensors |
| 16 (AGND) | Analog Ground | Reference for analog section; must be star-connected to minimize noise coupling into integrator |
| 17 (REF−), 18 (REF+) | Differential Reference Inputs | Set full-scale range (e.g., 545mV for 60Hz mode); REF− tied to AGND minimizes rollover error |
| 19 (CREF+), 20 (CREF−) | Reference Capacitor Terminals | Connect external 0.1µF low-leakage capacitor (e.g., polypropylene) to stabilize reference during deintegration |
| 21 (INT IN), 22 (INT OUT) | Integrator Interface | Connect external RINT (602kΩ) and CINT (4.7nF); INT OUT drives capacitor outer foil to reduce dielectric absorption error |
| 23 (BUF OUT) | Buffer Amplifier Output | Drives integrator resistor; high-drive capability ensures accurate current sourcing during integrate phase |
| 24 (V+) | Positive Supply | +5V nominal rail; powers digital logic and buffer amplifier; absolute max +6V |
Key Features
| Feature | Design Value |
|---|---|
| Multi-slope integration architecture | Delivers 18-bit resolution with faster conversion than dual-slope ADCs - up to 100 conv/sec vs. typical 10–20 conv/sec |
| Programmable 50Hz/60Hz rejection | Integration time set to exact 20ms or 16.67ms using 32.768kHz crystal - eliminates need for external notch filters in AC-coupled environments |
| Four user-programmable digital outputs (P0–P3) | Enable direct control of external analog switches or gain stages without additional GPIO controllers or firmware overhead |
| Low-power sleep mode (1µA) | Reduces system power by >98% between conversions - critical for portable instruments with long idle periods |
| Twos-complement serial output coding | Simplifies bipolar signal processing in microcontrollers; eliminates software sign-extension or offset subtraction |
| ±2pA input bias current | Preserves accuracy when measuring mV-level signals from high-Z sources like thermocouples or piezoresistive sensors |
Applications
| Remote Data Acquisition | Battery-Powered Instruments |
|---|---|
Use Scenario: Long-term environmental monitoring using solar-charged sensors deployed in unattended field locations. IC Role / Device Role / Timing Role: Precision ADC digitizing low-drift thermistor, pressure, and humidity sensor outputs with minimal self-heating and drift. Use Value: 15µVRMS noise and ±0.006% FSR accuracy ensure sub-0.1°C temperature resolution over 10-year deployments without recalibration. |
Use Scenario: Handheld multimeter with auto-ranging, bar-graph display, and 500-hour battery life on a single CR2032 cell. IC Role / Device Role / Timing Role: Core measurement engine performing 16 conv/sec conversions with automatic zero calibration and sleep-mode duty cycling. Use Value: 1µA sleep current and 60µA active current enable extended runtime while maintaining 18-bit resolution for µV-level DC voltage measurements. |
| Industrial Process Control | Transducer-Signal Measurement |
Use Scenario: PLC analog input module acquiring 4–20mA loop signals from flow meters and level transmitters in factory automation. IC Role / Device Role / Timing Role: High-immunity ADC rejecting 50/60Hz noise from adjacent motor drives and VFDs via synchronized integration timing. Use Value: Guaranteed 50Hz/60Hz rejection and ±0.25% FSR common-mode rejection allow direct connection to transmitters without isolation amplifiers. |
Use Scenario: Strain-gauge-based load cell interface in commercial weighing scale with <1g repeatability at 100kg full scale. IC Role / Device Role / Timing Role: Low-drift, low-noise ADC capturing microvolt-level bridge outputs with integrated zero calibration and programmable gain control via P0–P3. Use Value: ±2pA input bias and 2µV/LSB resolution resolve 0.001% of full scale - meeting OIML Class III metrology requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution integrating ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1258IPWR (Texas Instruments) | 24-bit delta-sigma ADC; higher resolution but requires external reference and clock; no built-in 50/60Hz rejection logic | Used in lab-grade DAQ where ultimate resolution >18-bit is required; lacks integrated sleep mode and programmable outputs | Select when >18-bit resolution is mandatory and system can accommodate external timing and reference design complexity |
| LTC2440IGN#PBF (Analog Devices) | 24-bit delta-sigma ADC with internal oscillator and 50/60Hz rejection; 1.2µA sleep current; no programmable digital outputs | Preferred in ultra-low-power portable instruments where pin count is constrained and P0–P3 functionality is not needed | Select when lowest possible sleep current and integrated oscillator are priorities, and external multiplexer control is handled elsewhere |
Compared with the MAX132CWG, the ADS1258IPWR offers higher resolution but demands more external components and lacks native 50/60Hz timing control, while the LTC2440IGN#PBF matches sleep current and rejection capability but omits the four programmable outputs essential for compact transducer interfaces.
Availability
MAX132CWG is available at Aetrix Electronics and suitable for precision weigh scales, battery-powered data loggers, and industrial process control systems requiring stable component supply, long-lifecycle support, and guaranteed performance across 0°C to +70°C.
Supply support for MAX132CWG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, medical, and communications applications.
The MAX132CWG belongs to Maxim's precision data acquisition product line, designed specifically for low-power, high-accuracy DC and low-frequency AC measurement systems where noise, drift, and line interference rejection are critical.
FAQ
What is the guaranteed accuracy specification for the MAX132CWG at its rated conversion rate?
The MAX132CWG is guaranteed to deliver ±0.006% FSR integral nonlinearity accuracy at 16 conversions per second, as specified in the Electrical Characteristics table under "Integral Nonlinearity" with conditions fCLK = 32.768kHz and 60Hz mode. This applies across the full 0°C to +70°C operating range and is tested per Maxim's production test flow. The MAX132CWG achieves this with multi-slope integration and internal calibration techniques that minimize drift-related errors.
Does the MAX132CWG support both 50Hz and 60Hz line frequency rejection, and how is it configured?
Yes, the MAX132CWG supports both 50Hz and 60Hz line rejection via a dedicated bit (D6) in Command Input Register 0. When cleared (0), integration time is set to 545 clock cycles for 60Hz rejection; when set (1), it becomes 655 cycles for 50Hz rejection - both optimized for use with a 32.768kHz crystal. This eliminates external filtering and ensures >60dB rejection without software intervention. The MAX132CWG's functional diagram and timing figures confirm this hardware-based rejection mechanism.
What are the supply voltage requirements for the MAX132CWG, and what happens if they exceed absolute maximum ratings?
The MAX132CWG requires V+ = +4.5V to +5.5V and V− = −5.5V to −4.5V, with DGND and AGND referenced to 0V. Absolute maximum ratings are V+ to DGND ≤ +6.0V and V− to DGND ≥ −9.0V. Exceeding these - even momentarily - may cause permanent damage due to junction breakdown or metallization failure. The MAX132CWG datasheet explicitly warns that exposure beyond absolute maximums affects reliability, and operation outside recommended ranges voids accuracy guarantees.
How does the MAX132CWG achieve its low 1µA sleep-mode current, and what functionality remains active?
The MAX132CWG achieves 1µA sleep current by shutting down its internal oscillator and analog integrator circuitry while keeping the serial interface fully operational. CS, SCLK, DIN, and DOUT remain functional, allowing register reads and wake-up commands without external reset. The EOC pin stays active, and the status register retains polarity and sleep state. This behavior is confirmed in the "Power Requirements" section and Functional Description, where sleep mode is triggered by setting the sleep bit (D5) in Command Register 0.
Can the MAX132CWG's P0–P3 outputs drive standard logic-level inputs directly, and what are their voltage specifications?
Yes, the MAX132CWG's P0–P3 outputs are CMOS-compatible and can directly drive standard 5V TTL or CMOS inputs. Per the Electrical Characteristics table, VOH is ≥4.0V (min) at IOH = −100µA, and VOL is ≤0.4V (max) at IOL = 100µA, with VIH ≥2.4V and VIL ≤0.8V. These specs ensure robust noise margins and compatibility with common microcontrollers and logic families. The MAX132CWG pin description confirms P0–P3 are actively driven outputs, not open-drain.
MAX132CWG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 100
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Multi-Slope
- Reference Type:
- External
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- PGA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX132CWG FAQ
1.How can I place an order for MAX132CWG through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX132CWG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX132CWG reliable?
The price and inventory of MAX132CWG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX132CWG is usually 5 days.
3.What payment methods are accepted for MAX132CWG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX132CWG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX132CWG?
MAX132CWG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX132CWG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX132CWG?
For technical support, including MAX132CWG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX132CWG requirements.
6.How does Aetrix verify that MAX132CWG is sourced from the original manufacturer or authorized distributors?
All MAX132CWG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX132CWG meets industry standards.
7.What is the process for return or replacement of MAX132CWG?
All MAX132CWG units undergo pre-shipment inspection (PSI). If there is an issue with MAX132CWG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX132CWG part is unused and in its original packaging.
Return procedure for MAX132CWG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX132CWG Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

