Analog Devices Inc./Maxim Integrated MAX145AEUA+T
- Part No.:
- MAX145AEUA+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX145AEUA+T.pdf
- Description:
- IC ADC 12BIT SAR 8UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:2,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX145AEUA+T from Maxim Integrated is a -40°C to +85°C temperature-grade, 12-bit pseudo-differential successive-approximation ADC with 108ksps sampling rate, SPI/QSPI/MICROWIRE-compatible 3-wire serial interface, and on-chip track-and-hold - used in isolated data acquisition systems requiring low power and compact size.
For engineers reviewing the MAX145AEUA+T datasheet, MAX145AEUA+T pinout, MAX145AEUA+T application, or MAX145AEUA+T equivalent, this page delivers verified electrical parameters, validated µMAX-8 pin mapping, real-world use cases in battery-powered instrumentation, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The MAX145AEUA+T implements a SAR architecture with integrated track-and-hold, accepting pseudo-differential inputs (CH+, CH−) where CH− must remain stable within ±0.5LSB relative to GND during conversion. It supports both internal clock mode (2MHz oscillator, 0–5MHz SCLK for readout) and external clock mode (100kHz–2.17MHz), with automatic power-down reducing current to 0.2µA when CS/SHDN = VDD.
Its analog input structure features 9kΩ input resistance and 16pF input capacitance, requiring ≤10Ω reference output impedance and 0.1µF REF bypass. The device achieves 70dB SINAD at 10kHz, 80dB SFDR, and 2.25MHz small-signal bandwidth - enabling undersampling of periodic signals beyond its Nyquist limit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 1 LSB = VREF/4096 quantization step for precise voltage digitization. |
| Sampling Rate | 108ksps - enables real-time capture of signals up to ~50kHz with adequate anti-aliasing. |
| INL | ±0.5 LSB - ensures monotonicity and <0.012% full-scale linearity error over -40°C to +85°C. |
| Power Consumption | 0.9mA at 108ksps / +3V - allows continuous operation in sub-3mW systems like portable medical sensors. |
| Shutdown Current | 0.2µA - extends battery life in wake-on-event architectures with microsecond wake-up (2.5µs). |
| Reference Input | 0 to VDD + 50mV - supports flexible external references including 2.5V, 3.0V, or rail-to-rail buffered sources. |
| Serial Interface | SPI/QSPI/MICROWIRE-compatible 3-wire - interoperates with standard MCU peripherals without protocol translation. |
Pinout & Package
MAX145AEUA+T is housed in an 8-pin µMAX package (U8-1), measuring 3mm × 3mm × 0.8mm with exposed pad for thermal enhancement and compatible with fine-pitch reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Positive supply input | Accepts +2.7V to +5.25V - powers analog core, digital logic, and internal T/H; requires local 0.1µF decoupling. |
| CH0 (CH+) (Pin 2) | Pseudo-differential positive input | Primary analog signal input; sampled during conversion - must be driven by source ≤1kΩ for full AC performance. |
| CH1 (CH−) (Pin 3) | Pseudo-differential negative input | Reference return node; must stay stable within ±0.5LSB vs. GND - bypassed to GND with 0.1µF capacitor. |
| GND (Pin 4) | Analog and digital ground | Single-point reference for all analog/digital circuitry - connects directly to system ground plane under device. |
| REF (Pin 5) | External reference voltage input | Sets full-scale range (e.g., 2.5V → 0–2.5V input); requires ≥18kΩ DC input resistance and ≤10Ω source impedance. |
| CS/SHDN (Pin 6) | Active-low chip select / active-high shutdown | Pulling high disables conversion and drops current to 0.2µA; falling edge initiates wake-up and conversion start. |
| DOUT (Pin 7) | Serial data output | 3-wire interface output - tri-states when CS/SHDN = high; data valid on SCLK falling edge, MSB-first format. |
| SCLK (Pin 8) | Serial clock input | Controls data timing and selects clock mode - high at CS/SHDN fall = internal clock; low = external clock mode. |
Key Features
| Feature | Design Value |
|---|---|
| Pseudo-differential input architecture | Enables rejection of common-mode noise on CH− while digitizing CH+ - critical for noisy industrial sensor interfaces. |
| Internal track-and-hold with 7.4µs conversion time | Eliminates need for external sample-hold circuitry and reduces BOM count in space-constrained designs. |
| Automatic power-down with 2.5µs wake-up | Supports burst-mode acquisition in energy-harvesting systems without firmware overhead for state management. |
| 16pF input capacitance + 9kΩ input resistance | Defines RC time constant for acquisition - allows direct connection to low-Z sources or RC filtering for anti-aliasing. |
| ±0.5 LSB INL over -40°C to +85°C | Guarantees calibrated linearity across industrial temperature range - avoids per-unit trimming in production test. |
Applications
| Portable Data Logging | Isolated Data Acquisition |
|---|---|
Use Scenario: Battery-powered environmental sensor node logging temperature, humidity, and pressure at 100Hz intervals over 6 months. IC Role / Device Role / Timing Role: Primary ADC digitizing conditioned analog outputs from isolated sigma-delta sensor front-ends via optocoupled SPI lines. Use Value: 0.9mA active current and 0.2µA shutdown extend coin-cell life; 108ksps headroom supports future firmware upgrades adding vibration analysis. |
Use Scenario: DIN-rail mounted PLC module acquiring 4–20mA current loop signals in factory automation with galvanic isolation. IC Role / Device Role / Timing Role: Isolated-side ADC converting amplified, filtered transducer outputs - referenced to isolated ground and powered from isolated DC/DC. Use Value: Pseudo-differential input rejects common-mode noise induced by long cable runs; ±0.5 LSB INL ensures traceable calibration across operating temperature. |
| Medical Instruments | System Supervision |
Use Scenario: Portable ECG monitor digitizing lead-II differential voltage with >80dB CMRR and low power consumption. IC Role / Device Role / Timing Role: Front-end ADC sampling conditioned biopotential signal after instrumentation amplifier and anti-alias filter. Use Value: 2.25MHz small-signal bandwidth preserves QRS complex fidelity; SPI compatibility simplifies integration with ARM Cortex-M0 host MCU. |
Use Scenario: Server motherboard monitoring 12V, 5V, 3.3V, and CPU core voltages with 0.1% accuracy over temperature. IC Role / Device Role / Timing Role: Dedicated supervision ADC reading resistor-divider outputs from multiple rails using internal reference or shared 2.5V reference. Use Value: Single-supply +2.7V operation eliminates need for negative rail; 12-bit resolution resolves 12mV steps on 5V rail for precise fault detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit pseudo-differential SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7816U | 8-pin SOIC package (larger footprint), 100ksps max, no internal T/H, requires external sample-hold. | Lower cost in non-size-constrained industrial controls; lacks µMAX thermal performance and integrated T/H. | Select when board area is not constrained and external T/H already exists in design. |
| AD7476ARTZ-REEL7 | 6-pin SOT-23 package, 1MSPS, single-ended only, no pseudo-differential mode, 1.8–5.25V supply. | Better speed for high-throughput applications but incompatible with CH+/CH− signal routing. | Select only if redesigning analog front-end to single-ended topology and needing higher throughput. |
Compared with ADS7816U and AD7476ARTZ-REEL7, the MAX145AEUA+T uniquely combines pseudo-differential input capability, integrated track-and-hold, and µMAX-8 packaging - making it irreplaceable in space-limited, noise-sensitive, isolated acquisition channels without layout changes.
Availability
MAX145AEUA+T is available at Aetrix Electronics and suitable for portable data logging, isolated data acquisition, and medical instruments requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX145AEUA+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, medical, and communications applications.
The MAX144/MAX145 family was engineered specifically for low-power, high-accuracy data acquisition in battery-operated and space-constrained systems - emphasizing integration, temperature stability, and serial interface simplicity.
FAQ
What is the maximum sampling rate supported by the MAX145AEUA+T?
The MAX145AEUA+T supports a maximum sampling rate of 108ksps under specified conditions (VDD = +2.7V to +5.25V, fSCLK = 2.17MHz, 16 clocks/conversion). This rate is achievable in external clock mode and corresponds to a 7.4µs conversion time. At lower throughput rates, automatic power-down reduces current draw proportionally - e.g., 100µA at 10ksps and 10µA at 1ksps - without sacrificing resolution or linearity.
Does the MAX145AEUA+T require an external reference voltage?
Yes, the MAX145AEUA+T requires an external reference voltage applied to the REF pin. It accepts 0V to VDD + 50mV, with optimal performance at 2.5V. The device draws up to 250µA during conversion, so the reference source must have ≤10Ω output impedance and be bypassed with a 0.1µF capacitor. Internal reference is not provided - unlike some competing ADCs, MAX145AEUA+T relies entirely on external precision references for full-scale accuracy.
How does the pseudo-differential input of the MAX145AEUA+T differ from true differential operation?
The MAX145AEUA+T uses pseudo-differential input: only CH+ (Pin 2) is actively sampled, while CH− (Pin 3) serves as a stable reference return that must remain within ±0.5LSB of GND. Unlike true differential ADCs, it does not compute (CH+ − CH−) internally. Instead, CH− acts as a quiet analog ground reference - requiring a 0.1µF capacitor to GND to maintain stability. This architecture simplifies front-end design versus fully differential solutions while retaining noise rejection benefits in single-ended signal chains.
What are the power supply requirements for the MAX145AEUA+T?
The MAX145AEUA+T operates from a single +2.7V to +5.25V supply on VDD (Pin 1), with no separate analog or digital rail required. At +3.0V and 108ksps, supply current is 0.9mA; at 1ksps, it drops to 10µA; and in shutdown (CS/SHDN = VDD), it falls to 0.2µA. The device exhibits ±0.15mV power-supply rejection, meaning VDD variations induce minimal offset shift - critical for stable measurements in systems with noisy or unregulated supplies.
Which serial interface standards is the MAX145AEUA+T compatible with?
The MAX145AEUA+T is fully compatible with SPI, QSPI, and MICROWIRE 3-wire serial interfaces. It uses CPOL = 0 and CPHA = 0 timing, with DOUT transitioning on the SCLK falling edge and data latched on the rising edge. The 16-bit output stream includes three leading ones, channel ID, and 12-bit MSB-first data. No level-shifting or protocol translation is needed when interfacing with standard microcontroller SPI peripherals - including PIC16/17 SSP modules and ARM Cortex-M series.
MAX145AEUA+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 108k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 8-uMAX/uSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX145AEUA+T FAQ
1.How can I place an order for MAX145AEUA+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX145AEUA+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX145AEUA+T reliable?
The price and inventory of MAX145AEUA+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX145AEUA+T is usually 5 days.
3.What payment methods are accepted for MAX145AEUA+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX145AEUA+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX145AEUA+T?
MAX145AEUA+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX145AEUA+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX145AEUA+T?
For technical support, including MAX145AEUA+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX145AEUA+T requirements.
6.How does Aetrix verify that MAX145AEUA+T is sourced from the original manufacturer or authorized distributors?
All MAX145AEUA+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX145AEUA+T meets industry standards.
7.What is the process for return or replacement of MAX145AEUA+T?
All MAX145AEUA+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX145AEUA+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX145AEUA+T part is unused and in its original packaging.
Return procedure for MAX145AEUA+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX145AEUA+T Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

