Analog Devices Inc./Maxim Integrated MAX14607EWL+T
- Part No.:
- MAX14607EWL+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Battery Management
- Package:
- 9-WFBGA, WLBGA
- Datasheet:
-
MAX14607EWL+T.pdf
- Description:
- IC BATT OVERVOLT PROTECTION 9WLP
- Quantity:
- Payment:

- Shipping:

Inventory:384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX14607EWL+T from Maxim Integrated is an overvoltage protection IC with reverse bias blocking, designed as a high-side protection switch for USB power delivery and portable system input rails. It features a 6.8V ±3% internal OVLO threshold, 54mΩ typical RON, 3A continuous current capability, and operates from +2.3V to +36V input. It is used in smartphone charging circuits to prevent damage from adapter overvoltage faults.
For engineers reviewing the MAX14607EWL+T datasheet, MAX14607EWL+T pinout, MAX14607EWL+T application, or MAX14607EWL+T equivalent, key selection criteria include its reverse bias blocking behavior during disable, thermal shutdown at +150°C, 15ms startup debounce, soft-start timing, and WLP package compatibility with space-constrained mobile PCB layouts.
Technical Context
The MAX14607EWL+T integrates two back-to-back nMOSFETs to enable bidirectional reverse bias blocking when disabled-unlike single-FET OVP devices. Its internal charge pump drives gate voltages above VIN to ensure full enhancement across the 2.3V–36V input range.
Control logic combines EN (active-low), OVLO (external override), and ACOK (open-drain status flag) to support multiple fault-handling modes: OVP-triggered shutdown, EN-controlled disable, and thermal shutdown with ACOK deassertion. The 15ms input debounce prevents false turn-on during supply ramp-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 6.8V ±3% - precise trip point for 5V/9V adapter overvoltage detection without external resistor divider |
| RON | 54mΩ typ - enables <170mV drop at 3A, minimizing power loss and thermal rise in compact layouts |
| Continuous Current | 3A - supports USB PD 3.0 and QC 3.0 input rails with sustained load capability |
| Reverse Bias Blocking | Active during disable, EN high, or OVLO low - prevents backfeed from battery or downstream circuitry into faulty input source |
| Soft-Start Time | 30ms - limits inrush into up to 1000µF output capacitance without triggering overcurrent shutdown |
| Thermal Shutdown | +150°C with 20°C hysteresis - protects against sustained overload or poor heatsinking in sealed enclosures |
| Operating Temp | −40°C to +85°C - qualified for consumer handheld and automotive accessory environments |
Pinout & Package
MAX14607EWL+T uses a 9-bump, 1.3mm × 1.3mm Wafer-Level Package (WLP) with bottom-side solder bumps. The package is RoHS-compliant and optimized for high-density mobile PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | ACOK | Open-drain status flag - pulled low when IN is stable within OVLO window; high-impedance during thermal shutdown |
| A2 | OVLO | External OVLO override - driving low forces immediate FET disable; floating enables internal 6.8V threshold |
| A3 | EN | Active-low enable - high disables device and activates reverse blocking; low enables normal pass-through operation |
| B1, C1 | IN | Input voltage rail - dual-bump connection reduces impedance and improves ESD robustness; requires 1µF ceramic bypass |
| B2 | I.C. | Internally connected to GND - must be left unconnected or tied to ground; no signal function |
| B3, C3 | OUT | Protected output rail - dual-bump configuration supports 3A continuous current with low parasitic inductance |
| C2 | GND | Power ground reference - primary thermal and electrical return path; critical for thermal resistance (84°C/W) |
Key Features
| Feature | Design Value |
|---|---|
| Reverse Bias Blocking | Enables true bidirectional isolation during fault or disable - prevents backfeed from battery or PMIC into damaged charger input |
| Integrated Soft-Start | 30ms controlled ramp eliminates inrush-induced voltage droop on shared system rails during hot-plug events |
| 15ms Input Debounce | Rejects transient spikes during power-up or adapter insertion, preventing erratic enable/disable toggling |
| ACOK Status Flag | Provides system-level power-good signaling to host processor or PMIC without external monitoring circuitry |
| Thermal Shutdown w/ Hysteresis | +150°C trip with 20°C recovery margin ensures reliable self-protection under sustained overload without oscillation |
Applications
| Smartphone Charging Input Protection | USB-C Power Delivery Front-End |
|---|---|
Use Scenario: Protects baseband processor and PMIC from overvoltage faults caused by non-compliant wall adapters or damaged cables. IC Role / Device Role / Timing Role: High-side OVP switch placed between USB-C receptacle and system PMIC input rail; responds within 1.5µs to overvoltage events. Use Value: Prevents permanent damage to 5V-tolerant system components while maintaining reverse blocking during adapter removal or fault recovery. | Use Scenario: Secures USB PD 3.0 input stage in tablets supporting 20V/3A input, where adapter mismatch could exceed rated voltage. IC Role / Device Role / Timing Role: Primary overvoltage guard before buck converter; asserts ACOK only after stable input validation and debounce completion. Use Value: Enables safe multi-voltage negotiation by isolating downstream circuitry until input is confirmed within safe operating window. |
| Portable Media Player Power Rail | Wireless Charging Receiver Input |
Use Scenario: Shields audio codec and display driver ICs from voltage surges induced by fast-charging travel adapters. IC Role / Device Role / Timing Role: Input protector on main system rail; leverages soft-start to avoid brownout during capacitor charging after cold boot. Use Value: Eliminates need for external TVS diodes and series resistors, reducing BOM count and board area in sub-100mm² designs. | Use Scenario: Guards wireless charging receiver output against overvoltage from misaligned or foreign-object-induced coil resonance spikes. IC Role / Device Role / Timing Role: Post-rectifier OVP element; blocks reverse current flow from battery during coil excitation phase. Use Value: Ensures energy transfer integrity by preventing feedback into transmitter circuitry during dynamic load changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD3S014RTER | Lower 3.3V OVLO threshold; integrated USB data-line ESD protection; no reverse bias blocking | Targeted for USB 2.0 data + power lines; lacks standalone high-voltage OVP capability | Select when combined data-line ESD + low-voltage OVP is required; not suitable for 6.8V+ adapter protection |
| LM74700QDBVRQ1 | Automotive-grade AEC-Q100; 5.8V OVLO; no ACOK flag; higher 85mΩ RON | Designed for 12V automotive infotainment inputs; lacks soft-start and reverse blocking | Choose for automotive environments requiring qualification; not drop-in due to missing ACOK and higher RON |
Compared with MAX14607EWL+T, TPD3S014RTER serves dual data/power protection but cannot replace its 6.8V precision OVP and reverse blocking, while LM74700QDBVRQ1 meets automotive requirements but sacrifices soft-start, ACOK signaling, and reverse isolation needed in portable systems.
Availability
MAX14607EWL+T is available at Aetrix Electronics and suitable for smartphone charging input protection, USB-C power delivery front-end design, and portable media player power rail management requiring stable component supply and long-term lifecycle support.
Supply support for MAX14607EWL+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power management ICs for high-reliability applications in consumer, industrial, and communications markets.
The MAX14606/MAX14607 product line targets space-constrained portable electronics requiring robust, integrated overvoltage protection with reverse blocking-specifically addressing USB power path reliability in smartphones and tablets.
FAQ
What is the exact overvoltage lockout threshold for MAX14607EWL+T?
The MAX14607EWL+T has a factory-trimmed internal overvoltage lockout threshold of 6.8V ±3%, specified as 6.6V (min) to 7.0V (max) at rising input. This value is fixed and does not require external resistor programming, enabling consistent 9V adapter fault detection across production units.
Does MAX14607EWL+T provide reverse current blocking when disabled?
Yes, MAX14607EWL+T provides active reverse bias blocking when disabled via EN high, OVLO low, or thermal shutdown. Its dual back-to-back nMOSFET architecture prevents current flow from OUT to IN, eliminating backfeed into faulty or disconnected input sources-a key differentiator from single-FET OVP solutions.
What is the purpose of the ACOK pin on MAX14607EWL+T?
The ACOK pin on MAX14607EWL+T is an open-drain status flag that goes low only after the input voltage stabilizes within the valid OVLO window and passes the 15ms debounce timer. It signals "power good" to the host system and floats high during thermal shutdown, enabling reliable system power sequencing without external monitoring.
Can MAX14607EWL+T handle 3A continuous current without derating?
Yes, MAX14607EWL+T is rated for 3A continuous current at ambient temperatures up to +70°C. At higher ambient temperatures, derating applies: power dissipation is limited to 952mW at +70°C, decreasing by 11.9mW/°C above that point, corresponding to ~2.5A at +85°C with proper PCB copper area.
What package type and dimensions does MAX14607EWL+T use?
MAX14607EWL+T uses a 9-bump Wafer-Level Package (WLP) measuring 1.3mm × 1.3mm with bottom-side solder bumps. The top mark is "AJS", and it is RoHS-compliant and lead-free ("+T" suffix denotes tape-and-reel packaging).
MAX14607EWL+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 9-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Battery Protection
- Battery Chemistry:
- -
- Number of Cells:
- -
- Fault Protection:
- Over Temperature, Over Voltage
- Interface:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 9-WLP (1.29x1.29)
MAX14607EWL+T FAQ
1.How can I place an order for MAX14607EWL+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX14607EWL+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX14607EWL+T reliable?
The price and inventory of MAX14607EWL+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX14607EWL+T is usually 5 days.
3.What payment methods are accepted for MAX14607EWL+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX14607EWL+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX14607EWL+T?
MAX14607EWL+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX14607EWL+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX14607EWL+T?
For technical support, including MAX14607EWL+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX14607EWL+T requirements.
6.How does Aetrix verify that MAX14607EWL+T is sourced from the original manufacturer or authorized distributors?
All MAX14607EWL+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX14607EWL+T meets industry standards.
7.What is the process for return or replacement of MAX14607EWL+T?
All MAX14607EWL+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX14607EWL+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX14607EWL+T part is unused and in its original packaging.
Return procedure for MAX14607EWL+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX14607EWL+T Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

