Analog Devices Inc./Maxim Integrated MAX14643ETA+T
- Part No.:
- MAX14643ETA+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
MAX14643ETA+T.pdf
- Description:
- IC INTERFACE SPECIALIZED 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX14643ETA+T from Maxim Integrated is a USB 2.0 host charger adapter emulator IC that combines Hi-Speed analog switches with CDP/DCP/SDP charging emulation logic, supporting 2A autodetect mode, DP/DM short-on-resistance of 70–128 Ω, ±15kV ESD protection on DP/DM, and active-high CEN output for CLS enable - deployed in laptop USB hubs and universal chargers for Apple devices.
For engineers reviewing the MAX14643ETA+T datasheet, MAX14643ETA+T pinout, MAX14643ETA+T application, or MAX14643ETA+T equivalent, key selection criteria include GPIO-controlled AM2/FM/PM/CM mode switching, CEN timing behavior during CB0/CB1 transitions, USB 2.0 signal integrity (1000MHz bandwidth, <40ps skew), and compatibility with USB BC 1.2 and YD/T1591-2009 standards.
Technical Context
The MAX14643ETA+T implements a dual-path USB switch architecture: TDP/TDM ↔ DP/DM pass-through in PM/CM modes, and internal resistor-divider networks (e.g., 43.2kΩ/49.9kΩ on DP/DM in AM2 mode) for Apple charger detection. Its CDP emulation engine monitors DP/DM voltage thresholds (100–205mV) and supports automatic peripheral reset via 1s (typ) CEN pulse on CB0/CB1 edge transitions.
It operates across VCC = 3.0–5.5V (with Apple mode requiring 4.75–5.25V), delivers <200µA supply current in AM2 mode, and integrates low-capacitance (5pF typ) Hi-Speed switches with 3.5–6.5Ω on-resistance and <20ns turn-on time - all within an 8-pin 2mm × 2mm TDFN-EP package rated for –40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply Voltage | 3.0V to 5.5V; Apple forced modes require 4.75–5.25V for valid resistor-divider operation |
| USB Switch On-Resistance | 3.5–6.5Ω typ; ensures minimal insertion loss and signal integrity for USB 2.0 Hi-Speed (480Mbps) |
| DP/DM Short On-Resistance | 70–128Ω; enables reliable D+/D− short detection for DCP identification |
| ESD Protection | ±15kV HBM on DP/DM pins; eliminates need for external TVS diodes in portable USB interfaces |
| Bandwidth | 1000MHz; preserves eye diagram integrity and meets USB 2.0 Hi-Speed rise/fall time requirements |
| CEN Output Behavior | Active-high open-drain; pulses low for 1s (typ) on CB0/CB1 transitions to reset connected peripherals |
| Operating Temperature | –40°C to +85°C; qualified for industrial-grade embedded USB host applications |
Pinout & Package
MAX14643ETA+T is housed in an 8-pin, 2mm × 2mm TDFN-EP package with exposed pad (EP/GND) soldered to PCB ground plane for thermal and EMI performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CEN | Active-high open-drain CLS enable output | Pulled up to VCC via 10kΩ; drives low for 1s (typ) on CB0/CB1 edge to restart peripheral on VBUS |
| 2 - DM | USB connector D− connection | Bi-directional data line; routed through internal switch/resistor network depending on mode |
| 3 - DP | USB connector D+ connection | Bi-directional data line; participates in CDP handshake, Apple resistor-divider, or D+/D− short |
| 4 - CB1 | Switch control input bit 1 | GPIO-configured mode selector per truth table: AM2 (00), FM (10), PM (01), CM (11) |
| 5 - VCC | Power-supply input | Must be bypassed with 0.1µF ceramic capacitor near pin; supplies internal logic and analog switches |
| 6 - TDP | Host USB transceiver D+ connection | Connects to upstream USB PHY; linked to DP in PM/CM modes, isolated in charger modes |
| 7 - TDM | Host USB transceiver D− connection | Connects to upstream USB PHY; linked to DM in PM/CM modes, isolated in charger modes |
| 8 - CB0 | Switch control input bit 0 | GPIO-configured mode selector; debounced internally (250ns); defines full 4-state logic table with CB1 |
| EP/GND | Exposed pad / ground reference | Thermal and electrical ground; must be connected to PCB ground plane for thermal dissipation and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Smart CDP Emulation | Enables immediate 1.5A charging for CDP-capable peripherals without USB enumeration in S0 state |
| Apple Charger Compatibility | Supports both AM2 (2A auto-detect) and FM (DP/DM short) modes per Apple BC Rev 1.2 spec |
| Low-Capacitance USB Switching | 5pF typical DP/DM on-capacitance preserves signal integrity and minimizes jitter in Hi-Speed USB links |
| Integrated Remote Wake-Up | Monitors DM for LS wake-up events in active state; no external circuitry required for S3/S4 resume signaling |
| Auto Peripheral Reset | CEN output toggles for 1s (typ) on CB0/CB1 transitions - resets attached device during host power-state changes |
Applications
| Laptop USB Hub Charging | Universal Wall Charger for iOS Devices |
|---|---|
|
Use Scenario: A compact USB hub adds fast charging capability to legacy laptop ports while maintaining full USB 2.0 data throughput. IC Role / Device Role / Timing Role: MAX14643ETA+T acts as host-side charger emulator, detecting Apple devices and enabling 2A charging without disrupting USB enumeration or data traffic. Use Value: Eliminates need for separate charging IC + USB switch; reduces BOM count and PCB area by integrating CDP/DCP logic and 3.5Ω analog switches in 2mm² footprint. |
Use Scenario: A single-input wall charger powers multiple iOS devices simultaneously using shared VBUS and intelligent port negotiation. IC Role / Device Role / Timing Role: MAX14643ETA+T emulates dedicated charging port (DCP) and CDP on each downstream port via GPIO-controlled AM2/FM modes. Use Value: Enables true 2A Apple-compatible charging per port with automatic fallback to SDP when no charger signature is detected - no firmware or I2C required. |
| Embedded System Standby Charging | USB-C Docking Station Auxiliary Port |
|
Use Scenario: Industrial tablet remains chargeable via USB while in S3/S4 sleep states, even when host controller is powered down. IC Role / Device Role / Timing Role: MAX14643ETA+T provides DCP charging support in standby (S3/S4/S5) by asserting VBUS and applying correct DP/DM pull-down resistors (14.25–24.8kΩ). Use Value: Maintains battery top-off without waking CPU; meets USB BC 1.2 standby charging compliance and YD/T1591-2009 requirements. |
Use Scenario: Docking station exposes legacy USB-A ports alongside USB-C, requiring independent charging emulation per port without host intervention. IC Role / Device Role / Timing Role: MAX14643ETA+T serves as autonomous USB adapter emulator on auxiliary ports, using CB0/CB1 to select AM2 (auto), FM (forced), or CM (CDP pass-through) modes. Use Value: Enables plug-and-play iOS/Android charging without host driver support or I2C bus sharing - ideal for headless or resource-constrained docking controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB host charger emulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX14642ETA+T | Includes remote wake-up support in S3 sleep mode; identical pinout and GPIO interface | Required where LS remote wake-up during suspend is mandatory (e.g., Windows-certified docks) | Select MAX14642ETA+T only if S3 wake-up capability is needed; otherwise MAX14643ETA+T offers same core functionality at lower cost |
| MAX14641ETA+T | Supports 1A forced Apple mode (AP1) instead of AM2; lacks CEN output - uses passive CLS enable | Suitable for cost-sensitive designs targeting only 1A Apple charging, without active peripheral reset | Choose MAX14641ETA+T for simplified 1A-only applications; MAX14643ETA+T is preferred for 2A auto-detection and active reset control |
Compared with MAX14641ETA+T and MAX14642ETA+T, the MAX14643ETA+T uniquely balances 2A autodetection, active CEN-based peripheral reset, and full USB BC 1.2 compliance - making it optimal for universal chargers and hubs requiring robust, hands-off iOS/Android compatibility without I2C overhead.
Availability
MAX14643ETA+T is available at Aetrix Electronics and suitable for laptop USB hubs, universal wall chargers, and embedded standby-charging systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX14643ETA+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, computing, and consumer applications.
The MAX14640–MAX14644 family was developed specifically to replace discrete USB charger detection circuits with integrated, standards-compliant adapter emulators for host-side USB charging in space-constrained portable systems.
FAQ
What is the primary function of the MAX14643ETA+T in a USB system?
The MAX14643ETA+T functions as a USB host charger adapter emulator, enabling a USB host (e.g., laptop or hub) to identify itself as a dedicated or charging downstream port to connected devices. It does this by configuring internal resistor networks and DP/DM switching states - allowing Apple, Android, and USB BC-compliant devices to draw up to 2A without enumeration. The MAX14643ETA+T achieves this autonomously via GPIO inputs CB0/CB1, eliminating need for microcontroller intervention.
How does the CEN pin operate on the MAX14643ETA+T, and what is its design purpose?
The CEN pin on the MAX14643ETA+T is an active-high open-drain output used to enable the current-limit switch and VBUS ON. When CB0 or CB1 transitions (low-to-high or high-to-low), CEN is driven low for 1 second (typical) to reset the peripheral connected to VBUS - ensuring reliable reconnection after host power-state changes. This behavior is intrinsic to the MAX14643ETA+T's auto-peripheral-reset feature and requires no external timing components.
Which charging modes does the MAX14643ETA+T support, and how are they selected?
The MAX14643ETA+T supports four GPIO-controlled modes: AM2 (2A autodetect), FM (forced DCP via DP/DM short), PM (USB pass-through), and CM (pass-through with CDP emulation). Mode selection is determined by the logic levels on CB0 and CB1 per the truth table - e.g., CB1=0/CB0=0 enters AM2 mode. Unlike I2C variants (MAX14640/MAX14651), the MAX14643ETA+T does not require configuration registers or address lines.
Does the MAX14643ETA+T support USB Battery Charging Specification Revision 1.2?
Yes, the MAX14643ETA+T fully complies with USB Battery Charging Specification Revision 1.2, including CDP emulation, DCP detection, and SDP support in both active (S0) and standby (S3/S4/S5) states. It also meets China's YD/T1591-2009 standard and supports Apple BC Rev 1.2 devices in sleep mode - verified by internal comparator thresholds (100–205mV) and resistor-divider values (e.g., RDP_CDP = 14.25–24.8kΩ).
What are the thermal and packaging specifications critical for MAX14643ETA+T layout?
The MAX14643ETA+T uses an 8-pin 2mm × 2mm TDFN-EP package with exposed pad (EP/GND) that must be soldered to a solid PCB ground plane. Thermal resistance is Junc-to-Ambient (θJA) = 83.9°C/W and Junc-to-Case (θJC) = 37°C/W. Layout requires a 0.1µF ceramic decoupling capacitor placed adjacent to the VCC pin, and the EP pad must be thermally connected with ≥4 thermal vias to inner ground layers to maintain junction temperature ≤150°C under 2A load conditions.
MAX14643ETA+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- USB Charger Emulation
- Interface:
- I2C
- Voltage - Supply:
- 3V ~ 5.5V
- Supplier Device Package:
- 8-TDFN-EP (2x2)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
MAX14643ETA+T FAQ
1.How can I place an order for MAX14643ETA+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX14643ETA+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX14643ETA+T reliable?
The price and inventory of MAX14643ETA+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX14643ETA+T is usually 5 days.
3.What payment methods are accepted for MAX14643ETA+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX14643ETA+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX14643ETA+T?
MAX14643ETA+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX14643ETA+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX14643ETA+T?
For technical support, including MAX14643ETA+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX14643ETA+T requirements.
6.How does Aetrix verify that MAX14643ETA+T is sourced from the original manufacturer or authorized distributors?
All MAX14643ETA+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX14643ETA+T meets industry standards.
7.What is the process for return or replacement of MAX14643ETA+T?
All MAX14643ETA+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX14643ETA+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX14643ETA+T part is unused and in its original packaging.
Return procedure for MAX14643ETA+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX14643ETA+T Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

