Analog Devices Inc./Maxim Integrated MAX16020LTET+
- Part No.:
- MAX16020LTET+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX16020LTET+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16020LTET+ from Maxim Integrated is a low-power microprocessor supervisory circuit with integrated battery-backup switchover, chip-enable (CE) gating, and power-fail monitoring. It monitors 3.3V systems (reset threshold 2.93V typ), provides 145ms reset timeout, 1.2µA supply current, and 1.5ns CEIN-to-CEOUT propagation delay. It secures SRAM write protection during brownout in portable GPS and point-of-sale equipment.
For engineers reviewing the MAX16020LTET+ datasheet, MAX16020LTET+ pinout, MAX16020LTET+ application, or MAX16020LTET+ equivalent, key selection criteria include its 16-pin TQFN package, dual reset output polarity support, battery-freshness seal, watchdog timer (1.2s typ), and UL® certification to IEC 60950-1 for safety-critical embedded designs.
Technical Context
The MAX16020LTET+ integrates four core functions: µP reset generation with voltage threshold detection, seamless VCC-to-battery switchover for memory retention, internal CE signal gating with sub-2ns propagation, and independent power-fail (PFI/PFO), low-line (LL), and watchdog (WDI/WDO) supervision. Its architecture uses internal reference comparators, a precision delay timer, and transmission-gate-based CE control logic.
It operates across 1.53V–5.5V supply range and supports fixed 3.3V system monitoring (suffix 'T' = 3.08V typ reset threshold). The device features push-pull RESET and open-drain WDO/PFO/LL outputs, debounced MR input with 30kΩ internal pullup, and battery-test functionality via BATT_TEST pulse output - all fully specified from –40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.93V (typ), fixed for 3.3V systems - ensures reliable reset assertion before VCC violates µP minimum operating voltage. |
| Reset Timeout Period | 145ms (min) - guarantees sufficient hold time for µP initialization and peripheral stabilization after power recovery. |
| Supply Current | 3.4µA (typ at 5.5V), 0.25µA in battery-backup mode - enables multi-year operation on coin-cell backup without compromising supervision fidelity. |
| CEIN-to-CEOUT Propagation Delay | 1.5ns (typ) - preserves high-speed memory interface timing integrity during normal operation and prevents glitch-induced writes during reset. |
| Watchdog Timeout | 1.235s (typ) - provides deterministic software hang detection compatible with typical firmware watchdog service intervals. |
| Power-Fail Input Threshold | 0.590V (typ), with 30mV hysteresis - allows precise resistive-divider configuration for early warning of supply collapse down to 0.6V. |
| Operating Temperature Range | –40°C to +85°C - validated for industrial-grade reliability in GPS modules, set-top boxes, and portable equipment. |
Pinout & Package
MAX16020LTET+ is housed in a 16-pin 4mm × 4mm TQFN-EP package with exposed pad (EP) connected internally to GND. Thermal resistance θJA = 40°C/W enables stable operation under continuous 2000mW power dissipation at +70°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 | See pin mapping below | Exact pin numbering per TQFN top view; EP (pin 16) must be soldered to large ground plane for thermal and EMI performance. |
| VCC (Pin 16) | Main supply input | Accepts 1.53V–5.5V; powers internal circuitry and drives push-pull outputs; requires 0.1µF bypass to GND. |
| BATT (Pin 1) | Backup battery input | Connects to coin cell or supercap; enables automatic switchover when VCC falls below reset threshold and VBATT > VCC. |
| MR (Pin 2) | Manual reset input | Active-low, internally pulled up to VCC (30kΩ); initiates reset on falling edge; debounced internally - no external RC needed. |
| PFI (Pin 3) | Power-fail comparator input | Monitors scaled-down VCC via resistor divider; referenced to 0.590V internal threshold; hysteresis prevents noise-induced false triggers. |
| WDI (Pin 4) | Watchdog timer input | Edge-sensitive; clears watchdog on rising/falling transition; timeout occurs if no edge within 1.235s (typ); unconnected = disabled. |
| LL (Pin 5) | Low-line indicator output | Active-low, push-pull; asserts ~2.5% above reset threshold - delivers early NMI for orderly shutdown before reset occurs. |
| BATT_TEST (Pin 6) | Battery-test pulse output | Open-drain; pulses low for 1.3s every 24h; used with external load to verify battery health without draining standby current. |
| RESET (Pin 12) | Primary reset output | Active-low, push-pull; asserted during VCC brownout, MR assertion, or watchdog timeout; holds for full 145ms min timeout. |
| BATTOK (Pin 7) | Battery-OK status output | Push-pull; goes low when VBATT < 2.6V - signals end-of-life for backup source; critical for predictive maintenance. |
| BATTON (Pin 8) | Battery-on indicator | Active-high, push-pull; asserts only during active battery-backup mode - confirms switchover completion and memory retention path. |
| WDO (Pin 9) | Watchdog output | Active-low, open-drain; asserts independently of RESET when watchdog expires - enables separate fault logging or recovery paths. |
| PFO (Pin 10) | Power-fail output | Active-low, open-drain; mirrors PFI comparator state - used to disable noncritical loads or trigger backup power sequencing. |
| GND (Pin 11) | Ground reference | Primary return path; EP must be connected to same ground plane for thermal and noise performance. |
| OUT (Pin 13) | Switched output | Drives SRAM VCC; connects to VCC during normal operation, switches to BATT during backup - includes MOSFET with RON ≤ 5.5Ω @ 1.91V. |
| CEOUT (Pin 14) | Gated chip-enable output | Active-low; passes CEIN only when RESET deasserted; held low for 12µs after reset assertion to complete ongoing memory access. |
| CEIN (Pin 15) | Chip-enable input | Direct connection to µP CE pin; gated internally; high-impedance when unused - tie to GND or OUT to disable CE function. |
Key Features
| Feature | Design Value |
|---|---|
| Battery-freshness seal | Prevents premature battery discharge during storage by isolating BATT until first power-up - extends shelf life of battery-backed systems. |
| On-board CE gating with 1.5ns propagation | Eliminates need for external logic or FPGA-based write-protection circuits, reducing BOM count and PCB area in space-constrained designs. |
| UL®-certified IEC 60950-1 compliance | Validated safety certification enables direct use in commercial/industrial end-equipment without additional system-level safety analysis. |
| Debounced manual reset input | Internal filtering removes switch bounce and EMI transients - eliminates external RC network and saves board space in handheld devices. |
| 145ms minimum reset timeout | Guarantees µP and peripheral clocks stabilize before release - prevents boot failures in systems with slow-starting regulators or crystal oscillators. |
| Low-line (LL) early-warning output | Provides deterministic interrupt 2.5% above reset threshold - enables firmware-controlled graceful shutdown before data corruption occurs. |
Applications
| GPS Receivers | Point-of-Sale Terminals |
|---|---|
Use Scenario: Maintaining RTC and SRAM state during vehicle ignition cycling or battery disconnection. IC Role / Device Role / Timing Role: Supervisory controller providing VCC/BATT switchover, CE gating, and reset coordination. Use Value: Prevents loss of last-known position, transaction logs, and calibration data during intermittent power loss. |
Use Scenario: Securing memory contents during AC power interruption or battery swap in retail kiosks. IC Role / Device Role / Timing Role: Dual-role supervisor: reset generator and write-protect enforcer for flash/SRAM. Use Value: Eliminates corrupted sales records and ensures PCI-DSS-compliant data integrity during brownout events. |
| Industrial Control Panels | Set-Top Boxes |
Use Scenario: Preserving configuration and real-time process data during factory floor power fluctuations. IC Role / Device Role / Timing Role: Battery-backed supervisor with watchdog and low-line warning for deterministic fail-safe behavior. Use Value: Enables safe shutdown sequence initiation via LL-triggered NMI, avoiding unsafe actuator states. |
Use Scenario: Retaining channel lineup, parental controls, and EPG data during brief utility outages. IC Role / Device Role / Timing Role: Memory protection IC with integrated battery switchover and CE gating for DRAM/SRAM. Use Value: Delivers zero-interruption user experience by maintaining volatile memory content for >10 seconds on coin-cell backup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16021LTET+ | Identical pinout and feature set, but includes active-high RESET output (in addition to active-low) - dual-polarity reset capability. | Suitable where host µP requires both reset polarities or legacy compatibility with high-assert reset logic. | Select MAX16021LTET+ only if dual-reset-output polarity is required; otherwise MAX16020LTET+ offers identical supervision with simpler interface. |
| TPS3808G33DBVR | Lacks battery switchover, CE gating, BATT_TEST, and LL output; offers only reset + watchdog + PFI/PFO in SOT-23-6. | Applicable for basic reset supervision in cost-sensitive, space-constrained designs without backup power requirements. | Choose TPS3808G33DBVR only for non-battery-backed systems; it cannot replace MAX16020LTET+ in memory-retention or CE-gating use cases. |
Compared with MAX16021LTET+, the MAX16020LTET+ omits redundant reset polarity while retaining full battery management and CE protection - optimizing BOM simplicity. Against TPS3808G33DBVR, it adds five critical functions (BATT switchover, CE gating, LL, BATT_TEST, BATTON) essential for robust memory backup architectures.
Availability
MAX16020LTET+ is available at Aetrix Electronics and suitable for GPS receivers, point-of-sale terminals, and industrial control panels requiring stable component supply with long-term lifecycle assurance.
Supply support for MAX16020LTET+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, communications, and computing applications.
The MAX16020LTET+ belongs to Maxim's µP supervisory product line, engineered specifically for battery-backed memory systems requiring coordinated reset, power-fail warning, and write-protection in compact, thermally efficient packages.
FAQ
What is the reset threshold voltage of the MAX16020LTET+?
The MAX16020LTET+ has a fixed reset threshold of 2.93V (typical), with a range of 2.845V to 3.080V, optimized for reliable supervision of 3.3V microprocessor systems. This value is confirmed in Table 1b of the datasheet and remains stable over temperature (±0.5% variation from –40°C to +85°C).
Does the MAX16020LTET+ support battery-backed SRAM write protection?
Yes, the MAX16020LTET+ provides hardware-enforced write protection via its CEIN/CEOUT gating circuit. When RESET asserts, CEOUT is disabled for 12µs to complete pending memory operations, then actively pulled high - preventing spurious writes during brownout. This function is intrinsic to the MAX16020LTET+ and requires no external components.
How does the MAX16020LTET+ handle power-fail detection?
The MAX16020LTET+ uses its PFI input referenced to a precise 0.590V internal threshold (±1.5%) with 30mV hysteresis. When the scaled VCC voltage crosses this threshold, PFO asserts low. The design allows flexible threshold setting via external resistor dividers and supports monitoring down to 0.6V - enabling early detection before system reset.
What is the purpose of the BATT_TEST pin on the MAX16020LTET+?
The BATT_TEST pin (Pin 6) on the MAX16020LTET+ outputs a 1.3-second low pulse every 24 hours to activate an external test load. This verifies battery health without drawing significant current during standby. If VBATT drops below 2.6V during testing, BATTOK deasserts - providing automated end-of-life indication for the backup source.
Can the MAX16020LTET+ operate without a backup battery connected?
Yes, the MAX16020LTET+ functions fully without a battery: reset generation, watchdog, PFI/PFO, LL, and CE gating remain operational. BATT pin may be left unconnected or tied to GND. However, battery-switchover, BATTON, BATTOK, and BATT_TEST features are inactive - the device defaults to standard supervision-only mode.
MAX16020LTET+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.1V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 145ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
MAX16020LTET+ FAQ
1.How can I place an order for MAX16020LTET+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16020LTET+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16020LTET+ reliable?
The price and inventory of MAX16020LTET+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16020LTET+ is usually 5 days.
3.What payment methods are accepted for MAX16020LTET+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16020LTET+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16020LTET+?
MAX16020LTET+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16020LTET+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16020LTET+?
For technical support, including MAX16020LTET+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16020LTET+ requirements.
6.How does Aetrix verify that MAX16020LTET+ is sourced from the original manufacturer or authorized distributors?
All MAX16020LTET+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16020LTET+ meets industry standards.
7.What is the process for return or replacement of MAX16020LTET+?
All MAX16020LTET+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16020LTET+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16020LTET+ part is unused and in its original packaging.
Return procedure for MAX16020LTET+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16020LTET+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

