Analog Devices Inc./Maxim Integrated MAX16020PTEY+T
- Part No.:
- MAX16020PTEY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX16020PTEY+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16020PTEY+T from Maxim Integrated is a low-power microprocessor supervisory circuit with integrated battery-backup switchover, chip-enable (CE) gating, and watchdog timer. It monitors 2.19V nominal VCC supply, provides active-low reset with 145ms timeout, supports 1.53V–5.5V operation, and delivers 1.5ns CEIN-to-CEOUT propagation delay for SRAM write protection in brownout conditions.
For engineers reviewing the MAX16020PTEY+T datasheet, MAX16020PTEY+T pinout, MAX16020PTEY+T application, or MAX16020PTEY+T equivalent, this device serves as a system-level power integrity guardian-ensuring deterministic reset timing, seamless VCC-to-battery handover, and glitch-free CE signal control during voltage transients in RTC and memory backup systems.
Technical Context
The MAX16020PTEY+T implements a dual-path power-switching architecture: an internal MOSFET routes VCC to OUT during normal operation and switches to BATT when VCC falls below its 2.19V reset threshold and VBATT exceeds VCC. Its CE gating logic latches CEIN state on reset assertion and enforces a 12µs hold time before forcing CEOUT high, preventing partial memory writes.
It integrates a 1.2s watchdog timer with WDI edge-triggered clearing, a 0.6V power-fail comparator (PFI/PFO) with 30mV hysteresis, and independent battery-status indicators (BATTON, BATTOK, BATT_TEST), all operating across –40°C to +85°C with <0.5µA battery-backup current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.19V (typical); precisely matches 2.2V systems and triggers reset before data corruption in 2.5V/3.3V µP domains. |
| Reset Timeout Period | 145ms (min); ensures sufficient hold time for full µP initialization and firmware boot sequence. |
| Supply Current | 5µA (typ at VCC=5.5V); enables multi-year battery life in always-on backup applications. |
| Battery-Backup Current | 0.25µA (max at VCC=0V); minimizes self-discharge of coin-cell batteries during extended mains outage. |
| CE Propagation Delay | 1.5ns (typ); preserves timing margins for high-speed µP/DSP CE interfaces without added latency. |
| Watchdog Timeout | 1.235s (typ); provides robust software hang detection while avoiding false triggers from brief interrupt latency. |
| Operating Temperature | –40°C to +85°C; qualified for industrial and automotive cabin-adjacent embedded environments. |
Pinout & Package
MAX16020PTEY+T is housed in a 16-pin TQFN package (3mm × 3mm, 0.5mm pitch) with exposed pad (EP) connected to GND for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATT | Backup battery input | Accepts 2.2V–5.5V battery source; enables automatic switchover when VCC drops below reset threshold. |
| MR | Active-low manual reset input | Internally pulled up to VCC (30kΩ); initiates 145ms reset pulse on logic-low transition-no external debounce needed. |
| PFI | Power-fail comparator input | Monitors scaled-down VCC via resistor divider; asserts PFO when input falls below 0.59V threshold. |
| WDI | Watchdog timer input | Edge-sensitive; clears internal timer on rising/falling edges; open-circuit disables watchdog function. |
| LL | Active-low low-line output | Asserts 2.5% above reset threshold (≈2.24V) to provide early warning NMI before reset occurs. |
| BATT_TEST | Open-drain battery-test pulse | Drives low for 1.3s every 24h; used with external load to verify battery health without continuous drain. |
| RESET | Active-low reset output | Push-pull driver; sinks 3.2mA at 0.3V drop-directly drives µP RESET pin without pull-up resistor. |
| BATTOK | Battery-OK status indicator | Asserts low when VBATT < 2.6V; confirms battery readiness for backup mode activation. |
| BATTON | Battery-On status indicator | High only during active battery-backup mode; signals RAM is now powered from BATT. |
| WDO | Active-low watchdog output | Independent of RESET; asserts on WDI timeout-enables separate fault logging or recovery path. |
| PFO | Active-low power-fail output | Complements PFI; provides system-level power-loss flag for controlled shutdown sequencing. |
| GND | Ground reference | Primary return path; EP must be soldered to large PCB ground plane for thermal and noise performance. |
| OUT | Switched output | Delivers regulated VCC or BATT to SRAM; bypassed with ≥0.1µF capacitor to stabilize during switchover. |
| CEOUT | Active-low chip-enable output | Gated version of CEIN; held low for 12µs after reset assertion to complete ongoing memory access. |
| CEIN | Chip-enable input | Directly connects to µP CE pin; passes through to CEOUT unless reset is active-prevents spurious writes. |
| VCC | Main supply input | Accepts 1.53V–5.5V; powers internal circuitry and supplies CEOUT pull-up current via OUT path. |
Key Features
| Feature | Design Value |
|---|---|
| Battery-freshness seal | 20nA max leakage at VBATT=5.5V prevents premature coin-cell discharge during long-term storage. |
| On-board CE gating | 1.5ns propagation delay and 12µs reset hold time ensure glitch-free SRAM write protection during brownout. |
| Debounced manual reset | Integrated 30kΩ pull-up and 120ns MR-to-RESET delay eliminate need for external RC network or Schmitt trigger. |
| Low-line early-warning output | LL asserts at VCC = 1.025 × VTH-provides 20µs advance notice before reset for orderly µP shutdown. |
| UL® certification | Complies with IEC 60950-1; meets safety requirements for end-equipment in industrial and medical applications. |
Applications
| Real-Time Clock (RTC) Backup | CMOS SRAM Write Protection |
|---|---|
Use Scenario: Maintaining accurate timekeeping in GPS modules during vehicle ignition-off periods or power grid outages. IC Role / Device Role / Timing Role: Supervisory IC providing seamless VCC-to-BATT switchover, BATTON signaling, and reset coordination for RTC oscillator and register retention. Use Value: Guarantees <0.25µA battery drain and sub-100µs switchover latency-preserving RTC accuracy for >10 years on CR2032. | Use Scenario: Preventing data corruption in set-top box firmware memory during AC brownouts or hot-swap events. IC Role / Device Role / Timing Role: CE signal gatekeeper that blocks µP write cycles during reset assertion using 1.5ns-delayed, latch-controlled CEOUT path. Use Value: Eliminates need for external CE buffer logic; ensures no partial writes occur even under 10V/ms VCC droop rates. |
| Industrial PLC Power Monitoring | Point-of-Sale (POS) Transaction Integrity |
Use Scenario: Detecting undervoltage faults in programmable logic controllers deployed in factory-floor environments with unstable 24VDC rails. IC Role / Device Role / Timing Role: Multi-function supervisor delivering PFI-based line monitoring, LL early-warning NMI, and 145ms reset hold for safe I/O state freeze. Use Value: Enables deterministic fail-safe behavior: LL triggers firmware save routine, then RESET halts execution-no firmware patching required. | Use Scenario: Securing credit card transaction logs in retail terminals during brief utility interruptions or battery swaps. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors 3.3V logic rail (VTH=2.19V) while gating SRAM CE lines to lock transaction buffers mid-write. Use Value: Meets PCI PTS v6.0 requirement for "no data loss during power transition" via hardware-enforced CE hold and battery-backed SRAM retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16021PTEY+T | Identical pinout and core functions; differs only in RESET polarity-active-high instead of active-low. | Requires µP with active-high reset input; eliminates need for external inverter in new designs targeting simplified reset routing. | Select MAX16021PTEY+T only if host µP lacks active-low reset capability or board layout favors direct high-true reset connection. |
| TPS3808G33DBVR | Single-supply supervisor (no battery switchover or CE gating); 3.3V fixed threshold; 200ms reset timeout; no watchdog or LL output. | Suitable for basic reset-only applications; cannot replace MAX16020PTEY+T in battery-backed memory or early-warning NMI use cases. | Choose TPS3808G33DBVR only for cost-sensitive, non-backup systems where CE control and battery monitoring are unnecessary. |
Compared with MAX16021PTEY+T, the MAX16020PTEY+T offers native active-low reset compatibility with legacy µPs, while TPS3808G33DBVR lacks battery-handling and memory-protection features entirely-making it unsuitable for RTC or SRAM backup roles despite shared reset functionality.
Availability
MAX16020PTEY+T is available at Aetrix Electronics and suitable for real-time clock backup, industrial PLC power monitoring, and point-of-sale transaction integrity requiring stable component supply and long-lifecycle support.
Supply support for MAX16020PTEY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and communications applications.
The MAX160xx family targets µP-based systems needing coordinated power supervision, battery backup, and memory write protection-delivering integrated reliability in space-constrained TQFN packages.
FAQ
What is the exact reset threshold voltage for MAX16020PTEY+T?
The MAX16020PTEY+T has a nominal reset threshold of 2.19V (typical), with guaranteed range of 2.117V (min) to 2.288V (max) per Table 1b. This threshold is factory-trimmed and stable over temperature (±0.5% typical drift from –40°C to +85°C), making it suitable for precise 2.2V system monitoring without external calibration.
Does MAX16020PTEY+T support both VCC and battery power sources simultaneously?
Yes-MAX16020PTEY+T automatically switches OUT between VCC and BATT based on voltage comparison: OUT connects to VCC when VCC > VBATT and VCC > reset threshold; it switches to BATT only when VCC falls below the reset threshold AND VBATT > VCC. The device never sources from both simultaneously-ensuring clean, glitch-free switchover.
How does the CE gating function protect memory during brownout with MAX16020PTEY+T?
During brownout, MAX16020PTEY+T asserts RESET and immediately disables the CEIN-to-CEOUT path. If CEIN is low when reset triggers, CEOUT stays low for 12µs (typ) to complete the current memory cycle; then CEOUT goes high and remains high regardless of CEIN state-blocking all further writes until VCC recovers and reset deasserts.
Can MAX16020PTEY+T operate without a backup battery connected?
Yes-MAX16020PTEY+T functions fully as a supervisory IC without BATT: reset generation, watchdog, PFI/PFO, LL, and CE gating remain active. BATT pin may be left unconnected or tied to GND; battery-related outputs (BATTON, BATTOK, BATT_TEST) will remain inactive, but all other features operate normally from VCC alone.
What is the purpose of the BATT_TEST pin on MAX16020PTEY+T?
The BATT_TEST pin on MAX16020PTEY+T pulses low for 1.3 seconds every 24 hours to activate an external test load (e.g., 10kΩ resistor). This draws brief current from the battery to verify its voltage remains above 2.6V-confirming readiness for backup mode without continuous drain. BATTOK deasserts if VBATT drops below threshold during test.
MAX16020PTEY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.192V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 145ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
MAX16020PTEY+T FAQ
1.How can I place an order for MAX16020PTEY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16020PTEY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16020PTEY+T reliable?
The price and inventory of MAX16020PTEY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16020PTEY+T is usually 5 days.
3.What payment methods are accepted for MAX16020PTEY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16020PTEY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16020PTEY+T?
MAX16020PTEY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16020PTEY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16020PTEY+T?
For technical support, including MAX16020PTEY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16020PTEY+T requirements.
6.How does Aetrix verify that MAX16020PTEY+T is sourced from the original manufacturer or authorized distributors?
All MAX16020PTEY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16020PTEY+T meets industry standards.
7.What is the process for return or replacement of MAX16020PTEY+T?
All MAX16020PTEY+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX16020PTEY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16020PTEY+T part is unused and in its original packaging.
Return procedure for MAX16020PTEY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16020PTEY+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

