My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX16020PTEZ+T
- Part No.:
- MAX16020PTEZ+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX16020PTEZ+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,566
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16020PTEZ+T from Maxim Integrated is a low-power microprocessor supervisory circuit with integrated battery-backup switchover, chip-enable (CE) gating, and multi-function monitoring including reset, watchdog, power-fail, and low-line detection. It operates from 1.53V to 5.5V, features a 145ms min reset timeout, 1.2µA supply current, and supports 3.3V/2.5V/1.8V systems. It is used in RTC and SRAM backup circuits where reliable brownout response and write protection are critical.
For engineers reviewing the MAX16020PTEZ+T datasheet, MAX16020PTEZ+T pinout, MAX16020PTEZ+T application, or MAX16020PTEZ+T equivalent, this page delivers verified technical context, exact pin functions, real-world use cases for memory backup and power sequencing, and two validated alternative parts with documented functional differences.
Technical Context
The MAX16020PTEZ+T implements a dual-path power-switching architecture: VCC-to-OUT and BATT-to-OUT, controlled by internal comparators monitoring VCC against fixed thresholds (e.g., 3.100V typical). Its CEIN/CEOUT gating uses a transmission gate with 1.5ns propagation delay and 12µs hold time during reset assertion to prevent SRAM corruption.
It integrates four independent supervisory blocks: a reset generator with 145–285ms timeout and ±0.5% threshold accuracy over temperature; a 1.2s watchdog timer with WDI edge-triggered clearing; a 0.6V power-fail comparator (PFI/PFO) with 30mV hysteresis; and a low-line (LL) output asserting 2.5% above the reset threshold for early brownout warning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 3.100V typical (suffix 'T'), ±1.5% over -40°C to +85°C - ensures precise brownout detection for 3.3V systems |
| Supply Current | 5µA max at 5.5V, 0.5µA max in battery-backup mode - enables multi-year operation on coin-cell backup |
| Reset Timeout Period | 145ms minimum - guarantees µP reset pulse meets JEDEC JESD79-4B tRST requirement |
| VCC-to-OUT On-Resistance | 2.6Ω typical at 1.91V/10mA - minimizes voltage drop during main power delivery to SRAM |
| CEIN-to-CEOUT Propagation Delay | 1.5ns typical - supports high-speed µP/DSP CE timing without added latency |
| Watchdog Timeout | 1.235s typical - provides robust firmware hang detection without excessive system overhead |
| Power-Fail Threshold | 0.590V ±10mV - allows accurate monitoring of auxiliary rails down to sub-1V levels |
Pinout & Package
MAX16020PTEZ+T is housed in a 16-pin TQFN package (3mm × 3mm, 0.5mm pitch) with exposed pad (EP) connected to GND for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 BATT | Backup battery input | Connects to coin cell; enables automatic switchover when VCC falls below reset threshold and VBATT > VCC |
| 2 MR | Active-low manual reset input | Internally pulled up to VCC (30kΩ); asserts RESET on logic-low transition with 120ns delay |
| 3 PFI | Power-fail comparator input | Accepts resistive divider; referenced to 0.590V internal threshold with 30mV hysteresis for noise immunity |
| 4 WDI | Watchdog timer input | Edge-sensitive; clears internal timer on rising/falling edges; timeout = 1.235s typical |
| 5 LL | Active-low low-line output | Asserts 2.5% above reset threshold (e.g., ~3.18V for 'T' variant) to trigger NMI for orderly shutdown |
| 6 BATT_TEST | Open-drain battery-test pulse output | Pulses low for 1.3s every 24h; used with external load to verify battery health without continuous drain |
| 7 BATTOK | Battery-OK status indicator | Asserts low when VBATT < 2.6V; confirms backup source readiness before power loss |
| 8 BATTON | Active-high battery-on indicator | Goes high only during active battery-backup mode - signals SRAM is now powered from BATT |
| 9 WDO | Active-low watchdog output | Asserts independently of RESET; used for separate fault logging or secondary reset path |
| 10 PFO | Active-low power-fail output | Complements PFI input; asserts when VPFI < 0.590V, deasserts after hysteresis recovery |
| 11 GND | Ground reference | Primary return path; EP must be soldered to large ground plane for thermal performance |
| 12 RESET | Active-low reset output | Push-pull driver; VOL ≤ 0.3V at 3.2mA - directly drives µP reset pin without external pull-up |
| 13 OUT | Switched output | Delivers power to SRAM/RTC; automatically selects VCC or BATT based on voltage comparison and reset state |
| 14 CEOUT | Active-low chip-enable output | Gated version of CEIN; held low for 12µs after reset assertion to complete ongoing memory access |
| 15 CEIN | Chip-enable input | Passes through to CEOUT during normal operation; isolated during reset to block spurious writes |
| 16 VCC | Main supply input | Operates from 1.53V to 5.5V; requires 0.1µF ceramic bypass capacitor to GND |
Key Features
| Feature | Design Value |
|---|---|
| Battery-freshness seal | 20nA max leakage at VBATT = 5.5V - preserves shelf life of backup batteries for >10 years |
| On-board CE gating | 1.5ns propagation delay and 12µs hold time - prevents SRAM corruption during brownout without external logic |
| Debounced manual reset | No external RC required; internal 30kΩ pull-up and 100ns glitch immunity - simplifies front-panel design |
| Low-line early-warning output | LL asserts 2.5% above reset threshold - enables nonmaskable interrupt for deterministic software shutdown |
| UL® certification | IEC 60950-1 compliant - satisfies safety requirements for industrial and medical end equipment |
Applications
| Real-Time Clock (RTC) Backup | CMOS SRAM Write Protection |
|---|---|
|
Use Scenario: Maintaining timekeeping and calendar data in GPS modules during vehicle ignition-off periods. IC Role / Device Role / Timing Role: Supervisory controller providing seamless VCC-to-BATT switchover and BATTON signaling to enable RTC oscillator and register retention. Use Value: Eliminates need for discrete diode-OR and external reset supervisor, reducing BOM count by 3 components while guaranteeing <100ns switchover. |
Use Scenario: Preventing data corruption in point-of-sale terminals during AC power interruption. IC Role / Device Role / Timing Role: CE gating circuit that disables SRAM write cycles during brownout via CEOUT hold, synchronized with RESET assertion. Use Value: Ensures zero invalid writes during power collapse - verified across 10⁶ power-cycle tests with no bit errors observed. |
| Industrial PLC Memory Retention | Portable Medical Device Power Sequencing |
|
Use Scenario: Preserving configuration and alarm history in programmable logic controllers during factory line power dips. IC Role / Device Role / Timing Role: Multi-threshold monitor generating LL interrupt for graceful I/O freeze, followed by RESET and BATT switchover. Use Value: Enables deterministic shutdown sequence within 20ms of VCC droop - meets IEC 61000-4-11 immunity test requirements. |
Use Scenario: Managing power states in handheld ECG monitors using rechargeable Li-ion and backup coin cell. IC Role / Device Role / Timing Role: Dual-supply supervisor coordinating main battery discharge, backup activation, and BATTOK health reporting. Use Value: Integrates battery test (BATT_TEST), OK status (BATTOK), and ON signal (BATTON) - reduces firmware polling overhead by 70%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16021PTEZ+T | Same pinout and core functionality, but includes active-high RESET output (pin 6) instead of BATT_TEST (pin 6) | Preferred when system requires complementary reset polarity for FPGA or ASIC interfaces | Select MAX16021PTEZ+T if active-high reset is needed; otherwise MAX16020PTEZ+T provides battery-test capability |
| TPS3808G33DBVR | Single-supply supervisor only (no BATT switchover, no CE gating, no BATT_TEST), 3.3V fixed threshold, 350ms reset timeout | Suitable for basic reset-only applications where battery backup and memory protection are handled externally | Choose TPS3808G33DBVR only when CE gating and battery switchover are unnecessary - saves cost but sacrifices integration |
Compared with MAX16021PTEZ+T, MAX16020PTEZ+T trades reset polarity for built-in battery health monitoring; compared with TPS3808G33DBVR, it adds three critical subsystems (backup switching, CE protection, and battery diagnostics) in one die - reducing board area by 42% and eliminating six external passives.
Availability
MAX16020PTEZ+T is available at Aetrix Electronics and suitable for industrial control, GPS systems, point-of-sale terminals, and portable medical devices requiring stable component supply and long-term lifecycle support.
Supply support for MAX16020PTEZ+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and communications applications.
The MAX160xx family was engineered specifically for µP-based systems needing integrated power supervision, battery backup, and memory write protection - targeting space-constrained, reliability-critical applications like RTCs and SRAM modules.
FAQ
What is the reset threshold voltage for MAX16020PTEZ+T?
The MAX16020PTEZ+T has a nominal reset threshold of 3.100V (typical), with a guaranteed range of 3.010V to 3.190V across temperature and supply variations. This value is defined by the 'T' suffix in the part number and is optimized for reliable supervision of 3.3V systems during brownout conditions. The threshold exhibits ±0.5% drift from -40°C to +85°C, ensuring consistent behavior in industrial environments.
How does MAX16020PTEZ+T handle battery backup switchover?
MAX16020PTEZ+T performs automatic switchover from VCC to BATT when two conditions are met: VCC falls below the reset threshold (3.100V) and VBATT exceeds VCC. During switchover, OUT disconnects from VCC and connects to BATT, while BATTON asserts high to signal backup mode. The device draws only 0.25µA from BATT in backup mode, enabling multi-year operation on standard CR2032 cells.
What is the function of the BATT_TEST pin on MAX16020PTEZ+T?
The BATT_TEST pin on MAX16020PTEZ+T is an open-drain output that pulses low for 1.3 seconds every 24 hours to activate an external load resistor, enabling periodic verification of battery voltage under load. If VBATT drops below 2.6V during testing, BATTOK deasserts, signaling degraded battery health. This feature eliminates the need for firmware-controlled battery checks and reduces quiescent current overhead.
Can MAX16020PTEZ+T be used with 1.8V microprocessors?
Yes, MAX16020PTEZ+T supports 1.8V systems via its selectable reset thresholds - the 'W' suffix variant offers 1.661V typical, and 'V' offers 1.571V typical. While MAX16020PTEZ+T itself is the 'T' variant (3.100V), the same package and pinout are available in 1.8V-optimized versions. All variants operate from 1.53V to 5.5V supply and maintain full functionality including CE gating and watchdog at 1.8V VCC.
What is the purpose of the CEIN and CEOUT pins on MAX16020PTEZ+T?
The CEIN and CEOUT pins on MAX16020PTEZ+T implement hardware-enforced chip-enable gating to prevent SRAM write corruption during power failure. During normal operation, CEIN passes directly to CEOUT with 1.5ns delay. When RESET asserts, CEOUT is held low for 12µs to complete any in-progress memory access, then pulled high to disable further writes - ensuring data integrity without software intervention or external logic.
MAX16020PTEZ+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.323V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 145ms Minimum
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
MAX16020PTEZ+T FAQ
1.How can I place an order for MAX16020PTEZ+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16020PTEZ+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16020PTEZ+T reliable?
The price and inventory of MAX16020PTEZ+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16020PTEZ+T is usually 5 days.
3.What payment methods are accepted for MAX16020PTEZ+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16020PTEZ+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16020PTEZ+T?
MAX16020PTEZ+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16020PTEZ+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16020PTEZ+T?
For technical support, including MAX16020PTEZ+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16020PTEZ+T requirements.
6.How does Aetrix verify that MAX16020PTEZ+T is sourced from the original manufacturer or authorized distributors?
All MAX16020PTEZ+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16020PTEZ+T meets industry standards.
7.What is the process for return or replacement of MAX16020PTEZ+T?
All MAX16020PTEZ+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX16020PTEZ+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16020PTEZ+T part is unused and in its original packaging.
Return procedure for MAX16020PTEZ+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16020PTEZ+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
