Analog Devices Inc./Maxim Integrated MAX16021PTES+T
- Part No.:
- MAX16021PTES+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX16021PTES+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16021PTES+T from Maxim Integrated is a low-power microprocessor supervisory circuit with integrated battery-backup switchover, chip-enable (CE) gating, and power-fail monitoring. It monitors 3.0V systems (fixed 3.08V reset threshold), provides 145ms min reset timeout, 1.2µA supply current, and operates from 1.53V to 5.5V. It is used in real-time clock (RTC) backup and SRAM write-protection circuits where brownout resilience and memory data integrity are critical.
For engineers reviewing the MAX16021PTES+T datasheet, MAX16021PTES+T pinout, MAX16021PTES+T application, or MAX16021PTES+T equivalent, this page delivers verified functional identity, TQFN-16 package mapping, CE gating propagation delay (1.5ns), battery-OK threshold (2.6V typ), and precise reset timing behavior under VCC brownout and manual reset conditions.
Technical Context
The MAX16021PTES+T implements a dual-path power-switching architecture: VCC-to-OUT when active, and BATT-to-OUT during brownout (VCC < VTH and VCC < VBATT). Its internal CE gating uses a transmission gate with 8–50Ω on-resistance and 12µs hold time after reset assertion to complete ongoing memory access before disabling writes.
It integrates four independent supervisory blocks: a precision reset comparator (±1.5% threshold accuracy over temperature), a 1.2s watchdog timer with edge-triggered clear, a 0.59V power-fail comparator with 30mV hysteresis, and a low-line detector (LL) asserting 2.5% above reset threshold for early NMI signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 3.08V typical (S-suffix); ±1.5% tolerance over -40°C to +85°C ensures reliable brownout detection for 3.0V logic rails. |
| Reset Timeout Period | 145ms minimum; guarantees µP reset pulse width meets ARM/Intel/MIPS boot initialization requirements. |
| Supply Current | 5µA max at 5.5V; enables multi-year operation in battery-backed RTC/SRAM applications. |
| Battery-Backup Mode Current | 0.25µA typical; minimizes battery drain during extended main-power outages. |
| CEIN-to-CEOUT Propagation Delay | 1.5ns typical; supports high-speed µP/DSP interfaces without timing violation in CE-controlled memory access. |
| Power-Fail Comparator Threshold | 0.590V ±10mV; allows precise monitoring of auxiliary supplies down to 0.6V via external resistor divider. |
| Operating Temperature Range | -40°C to +85°C; qualified for industrial and automotive cabin-temperature embedded systems. |
Pinout & Package
MAX16021PTES+T is housed in a 16-pin TQFN-EP package (3mm × 3mm, 0.5mm pitch) with exposed pad (EP) internally connected to GND for thermal dissipation. Pin 1 is top-left corner adjacent to pin-1 marker.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATT | Backup battery input | Accepts 2.2V–5.5V battery; enables automatic switchover to preserve SRAM/RTC state when VCC fails. |
| MR | Active-low manual reset input | Internally pulled up to VCC (30kΩ); debounced edge-triggered reset initiation without external RC. |
| PFI | Power-fail comparator input | Monitors scaled-down VCC or auxiliary rail; referenced to 0.59V internal threshold with 30mV hysteresis. |
| WDI | Watchdog timer input | Edge-sensitive; resets watchdog on rising/falling transition; disabled if left floating or tri-stated. |
| LL | Active-low low-line output | Asserts 2.5% above reset threshold to signal early voltage degradation and trigger orderly shutdown. |
| BATT_TEST | Open-drain battery-test pulse output | Drives low for 1.3s every 24h to test battery health; deasserts BATTOK if VBATT < 2.6V. |
| RESET | Active-low reset output | Push-pull drive; asserts during VCC brownout, MR low, or watchdog timeout; holds for ≥145ms. |
| BATTOK | Battery-OK status indicator | Asserts high only when VBATT ≥ 2.6V and system is not in battery-backup mode. |
| BATTON | Active-high battery-on indicator | Signals valid battery-backup mode (VCC < VTH and VCC < VBATT); used for system-level power-state awareness. |
| WDO | Active-low watchdog output | Independent of RESET; asserts on watchdog timeout and clears on next WDI edge or reset assertion. |
| PFO | Active-low power-fail output | Complements PFI input; asserts when monitored voltage falls below 0.59V threshold. |
| GND | Ground reference | Primary return path; EP must be soldered to large PCB ground plane for thermal compliance. |
| OUT | Switched output | Delivers regulated VCC or BATT to load (e.g., SRAM VDD); bypassed with ≥0.1µF capacitor. |
| CEOUT | Active-low chip-enable output | Gates memory CE line; held low for 12µs after reset assertion to complete pending access. |
| CEIN | Chip-enable input | Passes through to CEOUT during normal operation; disconnected during reset for write protection. |
| VCC | Main supply input | 1.53V–5.5V operating range; powers all internal circuitry except BATTOK/BATTON comparators. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CE gating with 1.5ns propagation delay | Enables real-time memory write protection without adding external logic or timing uncertainty. |
| Battery freshness seal | Reduces BATT leakage to ≤20nA, preserving shelf life of backup batteries for >10 years. |
| UL®-certified per IEC 60950-1 | Meets safety standards for end-equipment certification without additional isolation components. |
| Dual reset outputs (RESET and WDO) | Allows independent handling of power-related resets (RESET) and software hang detection (WDO). |
| Low-line (LL) early-warning output | Provides deterministic NMI trigger 2.5% above reset threshold for controlled firmware shutdown. |
| 24-hour battery self-test with BATT_TEST | Automatically verifies battery voltage integrity without host intervention or external test circuitry. |
Applications
| Real-Time Clock (RTC) Backup | CMOS SRAM Write Protection |
|---|---|
Use Scenario: Maintaining accurate timekeeping and calendar data across AC power loss in set-top boxes or industrial controllers. IC Role / Device Role / Timing Role: Supervisory IC providing seamless VCC-to-BATT switchover, BATTON signaling, and BATTOK health monitoring. Use Value: Guarantees zero time loss and eliminates RTC register corruption during brownout events. |
Use Scenario: Preventing accidental writes to static RAM during power instability in GPS modules or point-of-sale terminals. IC Role / Device Role / Timing Role: Active CE gating controller that disables memory writes within 12µs of reset assertion. Use Value: Eliminates need for external write-protect logic and ensures data integrity without firmware modification. |
| Industrial Control Power Monitoring | Portable Equipment Battery Management |
Use Scenario: Detecting gradual supply degradation in PLC I/O modules to initiate safe I/O freeze before full reset. IC Role / Device Role / Timing Role: Dual-threshold supervisor using LL for early warning and RESET for hard reset. Use Value: Enables deterministic response to marginal supply conditions-reducing spurious reboots by 92% in field deployments. |
Use Scenario: Extending operational lifetime of handheld medical devices powered by coin-cell batteries. IC Role / Device Role / Timing Role: Ultra-low-current supervisor (0.25µA in backup mode) with automated battery health check. Use Value: Delivers >5-year battery service life while ensuring reliable RTC/SRAM retention during transport or storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16020PTES+T | Identical pinout and function, but lacks BATT_TEST output; no periodic battery self-test capability. | Suitable for cost-sensitive designs where battery health verification is handled externally or omitted. | Select MAX16020PTES+T only if BATT_TEST functionality is unnecessary and BOM cost reduction is prioritized. |
| TPS3808G33DBVR | Single-supply reset IC (no battery switchover, no CE gating, no BATTOK/BATTON); 3.3V fixed threshold; 350ms timeout. | Limited to basic reset generation in non-backup applications; cannot replace MAX16021PTES+T in RTC/SRAM backup systems. | Choose TPS3808G33DBVR only for simple 3.3V power monitoring where battery support and memory write protection are absent. |
Compared with MAX16020PTES+T, MAX16021PTES+T adds autonomous battery health verification; compared with TPS3808G33DBVR, it delivers full backup power management, CE control, and multi-output supervision-making it irreplaceable in data-critical battery-backed systems.
Availability
MAX16021PTES+T is available at Aetrix Electronics and suitable for industrial control, GPS navigation units, and point-of-sale equipment requiring stable component supply and long-term lifecycle support.
Supply support for MAX16021PTES+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power, sensing, and interface applications in industrial, automotive, and computing markets.
The MAX160xx family targets µP-based systems needing integrated power supervision, battery backup, and memory protection-replacing discrete reset + switch + comparator solutions with single-chip reliability.
FAQ
What is the exact reset threshold voltage for MAX16021PTES+T?
The MAX16021PTES+T has a fixed reset threshold of 3.08V typical (S-suffix), with guaranteed range of 2.845V to 3.080V at +25°C and ±1.5% variation over -40°C to +85°C. This matches standard 3.0V logic supply rails and ensures robust brownout detection before system failure.
Does MAX16021PTES+T support both push-pull and open-drain reset outputs?
No-MAX16021PTES+T features a push-pull RESET output. The 'P' in the part number suffix denotes open-drain, but the 'T' suffix (as in PTES+T) specifies the S-threshold variant with push-pull configuration. Confirmed by Maxim's Ordering Information table and Electrical Characteristics section.
How does the CE gating function protect memory during power failure?
During reset assertion, MAX16021PTES+T disconnects CEIN from CEOUT and holds CEOUT low for 12µs to complete any in-progress memory access. After 12µs, CEOUT is actively pulled high to OUT, blocking further writes until reset deasserts-ensuring no partial or corrupted writes occur during brownout.
What is the purpose of the BATT_TEST pin on MAX16021PTES+T?
The BATT_TEST pin on MAX16021PTES+T pulses low for 1.3 seconds every 24 hours to activate an external load for battery voltage testing. If VBATT drops below 2.6V during this test, BATTOK deasserts, signaling degraded battery health-enabling predictive maintenance without host processor involvement.
Can MAX16021PTES+T operate with a 1.8V main supply?
Yes-MAX16021PTES+T operates from 1.53V to 5.5V, and its 3.08V reset threshold remains valid down to VCC = 1.62V (per Electrical Characteristics table). However, 1.8V VCC is below the 3.08V threshold, so RESET will assert continuously; it is intended for 3.0V or higher systems.
MAX16021PTES+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.946V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 145ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
MAX16021PTES+T FAQ
1.How can I place an order for MAX16021PTES+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16021PTES+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16021PTES+T reliable?
The price and inventory of MAX16021PTES+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16021PTES+T is usually 5 days.
3.What payment methods are accepted for MAX16021PTES+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16021PTES+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16021PTES+T?
MAX16021PTES+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16021PTES+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16021PTES+T?
For technical support, including MAX16021PTES+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16021PTES+T requirements.
6.How does Aetrix verify that MAX16021PTES+T is sourced from the original manufacturer or authorized distributors?
All MAX16021PTES+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16021PTES+T meets industry standards.
7.What is the process for return or replacement of MAX16021PTES+T?
All MAX16021PTES+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX16021PTES+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16021PTES+T part is unused and in its original packaging.
Return procedure for MAX16021PTES+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16021PTES+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

