Analog Devices Inc./Maxim Integrated MAX16025TE+T
- Part No.:
- MAX16025TE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX16025TE+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16025TE+T from Maxim Integrated is a dual-voltage supervisor and sequencer in a 16-pin TQFN (4mm × 4mm) package, designed for precise power-rail monitoring and controlled power-up sequencing in multivoltage systems. It monitors two independent input voltages (IN1/IN2), provides open-drain outputs (OUT1/OUT2), features capacitor-adjustable delay timing via CDLY1/CDLY2, supports 5%/10% threshold tolerance selection via TOL pin, and delivers an open-drain active-low RESET output with fixed (140ms min) or capacitor-adjustable timeout.
For engineers reviewing the MAX16025TE+T datasheet, MAX16025TE+T pinout, MAX16025TE+T application, or MAX16025TE+T equivalent, this device is selected for high-accuracy, flexible sequencing in server power supplies, storage controllers, and industrial embedded systems where dual-rail validation and daisy-chainable timing control are required.
Technical Context
The MAX16025TE+T implements four independent comparator-based voltage detectors per monitored rail, each with logic-selectable thresholds (nine options via TH0/TH1), propagation-delay–based response on undervoltage events, and capacitor-controlled assertion delays on overvoltage transitions. Its reset generation logic deasserts only after both IN1 and IN2 exceed their respective thresholds, all enable inputs (EN1/EN2) are high, and the reset timeout expires.
Each detector includes an active-high enable input (EN1/EN2), allowing independent shutdown of OUT1/OUT2 regardless of input voltage state. The open-drain outputs support pullup to up to 28V, enabling direct interface with enable/shutdown pins of DC-DC regulators operating at higher voltages than VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Monitored Voltages | 2 independent rails (IN1, IN2) with selectable thresholds from 0.5V to 3.3V |
| Operating Voltage Range | VCC = 2.2V to 28V - powers device across wide input bus ranges including 3.3V, 5V, 12V, and 24V systems |
| Threshold Accuracy | ±1.5% for adjustable thresholds; ±2.7% over temperature for fixed thresholds - ensures reliable trip points across automotive and industrial temp range |
| Output Type | Open-drain OUT1/OUT2 and open-drain active-low RESET - enables level-shifting to external 28V logic domains |
| Delay Timing | Capacitor-adjustable (CDLY1/CDLY2) or internal propagation delay (35µs typical) - supports precise sequencing windows from microseconds to seconds |
| Reset Timeout | Fixed 140ms minimum (CRESET = VCC) or capacitor-adjustable (tRP = 0.5V / 500nA × CCRESET + 35µs) - guarantees processor hold time after full power stabilization |
| Temperature Range | −40°C to +125°C - fully specified for under-hood, base station, and industrial control environments |
Pinout & Package
Package: 16-pin TQFN (4mm × 4mm, 0.8mm height), exposed pad internally connected to GND. RoHS-compliant, lead-free (denoted by "+" in part number).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VCC | Supply input (2.2V–28V); UVLO activates below 1.9V; bypass with 0.1µF ceramic capacitor to GND |
| 2 | IN1 | First monitored voltage input; threshold set by TH0/TH1/TOL; high-impedance (≤100nA leakage) |
| 3 | IN2 | Second monitored voltage input; identical electrical behavior to IN1 |
| 4 | TOL | Threshold tolerance select: GND = 5%, VCC = 10%; must not be left floating |
| 5 | GND | Ground reference; connects to exposed pad (EP) |
| 6 | EN1 | Active-high enable for IN1/OUT1 path; forces OUT1 low when low - enables digital sequencing control |
| 7 | EN2 | Active-high enable for IN2/OUT2 path; identical function to EN1 |
| 8 | TH1 | MSB of 2-bit threshold select (with TH0); sets nominal voltage (e.g., 3.3V, 2.5V, 1.8V, adj.) for IN1/IN2 |
| 9 | TH0 | LSB of 2-bit threshold select (with TH1); nine combinations define exact trip points per rail |
| 10 | OUT1 | Open-drain output for IN1; sinks current when IN1 < VTH or EN1 = low; requires external pullup (0–28V) |
| 11 | OUT2 | Open-drain output for IN2; identical behavior and drive capability to OUT1 |
| 12 | RESET | Open-drain active-low system reset; asserts if IN1/IN2 < VTH, EN1/EN2 = low, or MR = low |
| 13 | MR | Active-low manual reset input; internal 500nA pullup allows direct switch-to-GND connection without external resistor |
| 14 | CRESET | Capacitor-adjustable reset timeout input; connect to VCC for 140ms min, to GND via C for custom timeout, or leave open for propagation delay |
| 15 | CDLY1 | Capacitor-adjustable delay input for IN1→OUT1/EN1→OUT1; charges at 250nA to 1V threshold to trigger OUT1 high |
| 16 | CDLY2 | Capacitor-adjustable delay input for IN2→OUT2/EN2→OUT2; identical timing architecture to CDLY1 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supervisory channels | Enables simultaneous monitoring of two critical rails (e.g., core + I/O) with separate enable, delay, and output control |
| Logic-selectable thresholds (9 options) | Eliminates external resistor dividers for standard rails (3.3V/2.5V/1.8V/1.5V/1.2V) and supports adjustable down to 0.5V |
| Capacitor-adjustable sequencing delays | CDLY1/CDLY2 allow precise, layout-tolerant timing control (µs to seconds) without trimming or firmware |
| Open-drain outputs rated to 28V | Directly interfaces with enable/shutdown pins of high-voltage DC-DC converters without level-shifters |
| Manual reset with internal pullup | MR pin requires only a momentary switch to GND - no external components needed for field service or test reset |
| −40°C to +125°C operation | Validated performance across full industrial and extended automotive temperature range without derating |
Applications
| Server Power Sequencing | Industrial PLC Power Management |
|---|---|
|
Use Scenario: Sequencing 12V auxiliary, 3.3V management, and 1.8V FPGA core rails during cold start in a rack-mounted server. IC Role / Device Role / Timing Role: Dual-channel supervisor enforcing strict voltage ramp order and delay windows between rail assertions using CDLY1/CDLY2 capacitors. Use Value: Prevents latch-up and inrush current faults by ensuring 3.3V stabilizes before enabling 1.8V FPGA core, verified across −40°C to +125°C ambient. |
Use Scenario: Monitoring redundant 24V DC input and 5V logic supply in a programmable logic controller with watchdog-triggered failover. IC Role / Device Role / Timing Role: Independent EN1/EN2 control allows dynamic disabling of one rail during maintenance while maintaining supervision on the other. Use Value: Open-drain RESET output pulls down microcontroller reset line at 24V logic level, eliminating need for discrete level-shifting circuitry. |
| Storage Controller Voltage Validation | Telecom Line Card Sequencing |
|
Use Scenario: Validating 3.3V PCIe interface and 1.2V DDR4 memory supply in an NVMe SSD controller before firmware execution. IC Role / Device Role / Timing Role: Uses TH0/TH1/TOL to configure precise 3.3V ±5% and 1.2V ±5% thresholds; RESET deasserts only after both rails are stable. Use Value: ±1.5% adjustable threshold accuracy prevents false resets due to minor rail droop during burst write operations. |
Use Scenario: Controlling power-up sequence of DSP, PHY, and SerDes supplies on a 40Gbps optical line card with tight timing margins. IC Role / Device Role / Timing Role: Daisy-chains with additional MAX16025TE+T units to extend sequencing to >2 rails; CDLY pins set sub-millisecond inter-rail delays. Use Value: Propagation delay of 35µs and capacitor-adjustable timing ensure deterministic sequencing within 100µs windows required by SerDes lock protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16026TE+T | Push-pull (not open-drain) OUT1/OUT2 and RESET outputs; same pinout and threshold logic | Requires VCC-referenced pullups; unsuitable for interfacing with >VCC enable inputs of DC-DC regulators | Select MAX16026TE+T only when driving local logic at VCC level and no level-shifting is needed. |
| TPS3808G18DBVR | Single-channel, fixed 1.8V threshold; no logic-selectable thresholds, no capacitor-adjustable delay, no dual-rail reset coordination | Lacks sequencing capability and independent enable per rail; cannot replace dual-monitoring function | Use TPS3808G18DBVR only for single-rail 1.8V monitoring where sequencing and flexibility are unnecessary. |
Compared with MAX16026TE+T, the MAX16025TE+T provides essential 28V-tolerant open-drain outputs for regulator enable control; compared with TPS3808G18DBVR, it delivers coordinated dual-rail supervision with programmable timing-neither alternative replicates its full sequencing and interface flexibility.
Availability
MAX16025TE+T is available at Aetrix Electronics and suitable for server power sequencing, industrial PLC power management, and storage controller voltage validation requiring stable component supply across extended temperature and high-reliability production cycles.
Supply support for MAX16025TE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and connectivity in demanding industrial, automotive, and communications applications.
The MAX16025–MAX16030 family was engineered to solve multivoltage sequencing challenges in space-constrained, high-reliability systems-delivering configurable thresholds, capacitor-timed delays, and robust reset coordination without firmware dependency.
FAQ
What is the maximum voltage the MAX16025TE+T open-drain outputs can tolerate?
The MAX16025TE+T open-drain outputs (OUT1, OUT2, and RESET) are rated to 30V absolute maximum and support external pullup voltages up to 28V. This allows direct interfacing with enable/shutdown inputs of DC-DC regulators operating at higher voltages than the MAX16025TE+T's own VCC supply, eliminating level-shifter components in multirail systems.
How does the MAX16025TE+T determine which voltage thresholds apply to IN1 and IN2?
The MAX16025TE+T uses the logic states of TH0 and TH1 pins (plus TOL) to select from nine predefined threshold combinations. For example, TH1 = low and TH0 = low configures both IN1 and IN2 for 3.3V and 2.5V nominal thresholds respectively. Table 2 in the datasheet defines all nine mappings - the same configuration applies identically to both monitored inputs.
Can the MAX16025TE+T be used for single-rail monitoring only?
Yes - the MAX16025TE+T supports single-rail operation by connecting EN2 to VCC (enabling IN2 monitoring) or to GND (disabling OUT2). Unused inputs (IN2, EN2, CDLY2, TH1, TH0, TOL) must be tied to valid logic levels per datasheet guidance; leaving them floating violates specification and risks erratic behavior.
What is the minimum reset timeout period for the MAX16025TE+T, and how is it set?
The MAX16025TE+T provides a fixed minimum reset timeout of 140ms when CRESET is connected to VCC. To achieve shorter or longer timeouts, connect a capacitor from CRESET to GND; timeout is calculated as tRP = (0.5V / 500nA) × CCRESET + 35µs. Leaving CRESET open results in propagation-delay–only reset assertion (≈35µs).
Does the MAX16025TE+T require external resistors to monitor nonstandard voltages like 1.05V?
Yes - for voltages not covered by the nine logic-selectable thresholds (e.g., 1.05V), use a resistive divider network on IN1 or IN2. The MAX16025TE+T's adjustable threshold is ~0.5V (TOL = GND) or ~0.472V (TOL = VCC); select R1/R2 such that VIN × R2/(R1+R2) equals that reference. Input leakage (≤100nA) introduces error, so lower resistor values improve accuracy but increase power draw.
MAX16025TE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 9 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms/Adjustable Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (4x4)
MAX16025TE+T FAQ
1.How can I place an order for MAX16025TE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16025TE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16025TE+T reliable?
The price and inventory of MAX16025TE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16025TE+T is usually 5 days.
3.What payment methods are accepted for MAX16025TE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16025TE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16025TE+T?
MAX16025TE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16025TE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16025TE+T?
For technical support, including MAX16025TE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16025TE+T requirements.
6.How does Aetrix verify that MAX16025TE+T is sourced from the original manufacturer or authorized distributors?
All MAX16025TE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16025TE+T meets industry standards.
7.What is the process for return or replacement of MAX16025TE+T?
All MAX16025TE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX16025TE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16025TE+T part is unused and in its original packaging.
Return procedure for MAX16025TE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16025TE+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

