Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc./Maxim Integrated MAX16027TP+

Name: MAX16027TP+
Brand: Analog Devices Inc./Maxim Integrated
SKU: MAX16027TP+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MAX16027TP+

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Supervisors

Package:: 20-WFQFN Exposed Pad

Datasheet:: MAX16027TP+.pdf

Description:: IC SUPERVISOR 3 CHANNEL 20TQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:796

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MAX16027TP+ from Maxim Integrated is a triple-voltage supervisory and sequencing IC with open-drain outputs, designed for multivoltage power-up control in industrial and computing systems. It monitors three independent supply rails (e.g., 3.3V, 2.5V, 1.8V), provides capacitor-adjustable delay timing (via CDLY1–CDLY3), features a 140ms min fixed reset timeout (or adjustable via CRESET), and operates across -40°C to +125°C with 2.2V–28V VCC range.

For engineers reviewing the MAX16027TP+ datasheet, MAX16027TP+ pinout, MAX16027TP+ application, or MAX16027TP+ equivalent, this page delivers verified functional identity, confirmed 20-pin TQFN package mapping, validated triple-supply sequencing capability, exact threshold accuracy (1.5% adjustable, 2.7% fixed), and real-world interface constraints including 28V-tolerant open-drain outputs and logic-selectable thresholds via TH0/TH1/TOL pins.

Technical Context

The MAX16027TP+ implements three independent voltage comparators with user-selectable thresholds (9 options via TH0/TH1 logic inputs) and per-channel enable (EN1–EN3) and delay (CDLY1–CDLY3) controls. Each channel supports either fixed thresholds (3.3V/2.5V/1.8V/1.5V/1.2V) or adjustable down to 0.5V with ±1.5% accuracy over temperature.

Its reset generator asserts active-low RESET only after all three monitored voltages exceed their thresholds, with timeout configurable via external capacitor on CRESET (or fixed 140ms min). The device uses internal 250nA current sources to charge CDLYx capacitors and a 500nA source for CRESET, enabling precise, low-component sequencing without external timers.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.2V to 28V - powers device directly from main rail; supports wide-input DC-DC systems without LDO.
Monitored Voltages	3 independent inputs (IN1–IN3) - enables discrete monitoring of core, I/O, and auxiliary rails in SoC/FPGA power trees.
Threshold Accuracy	±1.5% (adjustable), ±2.7% (fixed) - ensures reliable detection across automotive/industrial temp range (-40°C to +125°C).
Output Type	Open-drain OUT1–OUT3 & RESET - allows level-shifting up to 28V for interfacing with diverse enable/shutdown pins.
Delay Timing	Capacitor-adjustable (CDLY1–CDLY3) or 35µs propagation - enables precise power-up sequencing intervals from microseconds to seconds.
Reset Timeout	Fixed 140ms min or capacitor-adjustable (CRESET) - guarantees safe processor initialization window before release.
Logic Inputs	TOL, TH0, TH1 - selects 5% or 10% threshold tolerance and one of nine voltage options without firmware or configuration registers.

Pinout & Package

MAX16027TP+ is housed in a 4mm × 4mm, 0.8mm height, 20-pin thin QFN (TQFN) package with exposed pad (EP) internally connected to GND. This thermally enhanced package supports high-density PCB layouts and meets industrial thermal requirements (-40°C to +125°C).

Pin	Circuit Role	Design Meaning
1	VCC	Primary supply input (2.2V–28V); powers internal circuitry and defines logic reference; requires 0.1µF bypass to GND.
2	IN1	First monitored voltage input; threshold selected by TH0/TH1/TOL; output OUT1 asserts after CDLY1 delay when IN1 exceeds VTH.
3	IN2	Second monitored voltage input; identical functionality to IN1 with independent EN2 and CDLY2 control.
4	IN3	Third monitored voltage input; supports same threshold selection and delay configuration as IN1/IN2.
5	TOL	Threshold tolerance select: GND = 5%, VCC = 10%; must be driven - no floating allowed.
6	GND	Analog/digital ground reference; EP (exposed pad) is internally tied to this node.
7	EN1	Active-high enable for IN1/OUT1 path; forces OUT1 low when low - enables digital control of sequencing stage.
8	EN2	Active-high enable for IN2/OUT2 path; independent of EN1/EN3 for granular power domain control.
9	EN3	Active-high enable for IN3/OUT3 path; allows disabling individual monitor channels without hardware change.
10	TH1	MSB of 2-bit threshold selector; used with TH0 to choose one of nine input voltage options (e.g., 3.3V, 1.8V, Adj).
11	TH0	LSB of 2-bit threshold selector; open, GND, or VCC state determines threshold set together with TH1.
12	OUT1	Open-drain output for IN1; sinks current up to 90µA at 0.3V (VCC ≥ 1.2V); requires external pullup to target voltage (≤28V).
13	OUT2	Open-drain output for IN2; electrically identical to OUT1; supports independent power-rail enable signaling.
14	OUT3	Open-drain output for IN3; completes triple-output supervision; compatible with 28V DC-DC enable inputs.
15	RESET	Active-low open-drain reset output; asserts when any INx < VTH, ENx low, or MR low; requires external pullup.
16	MR	Active-low manual reset input; internal 500nA pullup allows direct switch-to-GND connection; no debounce needed.
17	CRESET	Capacitor-adjustable reset timeout input; connect to GND via CCRESET to set timeout (tRP = 0.5V / 500nA × CCRESET + 35µs).
18	CDLY1	Capacitor-adjustable delay input for IN1→OUT1; charges at 250nA to 1V threshold; tDELAY+ = 1V / 250nA × CCDLY1 + 35µs.
19	CDLY2	Capacitor-adjustable delay input for IN2→OUT2; identical timing architecture to CDLY1; enables staggered rail enable.
20	CDLY3	Capacitor-adjustable delay input for IN3→OUT3; completes per-channel programmable delay capability.

Key Features

Feature	Design Value
Triple independent voltage monitoring	Three fully isolated comparator channels (IN1–IN3) with individual ENx, CDLYx, and OUTx - enables modular, fault-isolated power sequencing.
Logic-selectable thresholds (9 options)	TH0/TH1/TOL pins configure fixed (3.3V/2.5V/1.8V/1.5V/1.2V) or adjustable (down to 0.5V) thresholds without resistors or programming.
28V-tolerant open-drain outputs	OUT1–OUT3 and RESET support pullup to up to 28V - directly interfaces with high-voltage DC-DC enable/shutdown pins without level shifters.
Capacitor-adjustable timing (per channel)	CDLY1–CDLY3 and CRESET accept external capacitors to set delays from µs to seconds - eliminates need for RC networks or timers.
Industrial temperature grade	Specified from -40°C to +125°C - suitable for under-hood automotive, base station, and industrial control applications.
No external components for basic operation	Only bypass cap (VCC–GND) required for default 140ms reset and propagation-delay timing - reduces BOM count and layout area.

Applications

Server Power Sequencing	FPGA Core/I/O Voltage Control
Use Scenario: Sequencing 12V, 3.3V, and 1.8V rails during server motherboard power-up to prevent latch-up and ensure proper biasing order. IC Role / Device Role / Timing Role: MAX16027TP+ acts as a hardware-based sequencer, using CDLY1–CDLY3 to enforce strict enable timing between DC-DC converters. Use Value: Eliminates FPGA configuration failure due to out-of-order power delivery; replaces microcontroller-based sequencing with deterministic, zero-firmware solution.	Use Scenario: Monitoring and sequencing core (1.0V), auxiliary (2.5V), and I/O (3.3V) supplies for Xilinx or Intel FPGAs. IC Role / Device Role / Timing Role: MAX16027TP+ serves as a dedicated supervisor, asserting RESET only after all three rails stabilize within tolerance. Use Value: Prevents FPGA configuration corruption by guaranteeing RESET deassertion occurs strictly after all supply thresholds are met and held.
Industrial PLC Power Management	Networking Switch ASIC Startup
Use Scenario: Managing redundant 24V, 5V, and 3.3V supplies in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: MAX16027TP+ functions as a fault-tolerant supervisor, with EN1–EN3 allowing dynamic disable of failed rails while maintaining system operation. Use Value: Enables graceful degradation - if one rail fails, remaining rails stay active and RESET remains asserted only for affected domain.	Use Scenario: Coordinating startup of CPU core, SerDes, and management controller rails in 10G/25G Ethernet switches. IC Role / Device Role / Timing Role: MAX16027TP+ provides per-rail timing control (via CDLYx) and synchronized RESET release to meet ASIC power-on requirements. Use Value: Meets strict ASIC vendor timing specs (e.g., TI KeyStone, Broadcom StrataDNX) without custom CPLD logic or software intervention.

Server Power Sequencing

FPGA Core/I/O Voltage Control

Use Scenario: Sequencing 12V, 3.3V, and 1.8V rails during server motherboard power-up to prevent latch-up and ensure proper biasing order.

IC Role / Device Role / Timing Role: MAX16027TP+ acts as a hardware-based sequencer, using CDLY1–CDLY3 to enforce strict enable timing between DC-DC converters.

Use Value: Eliminates FPGA configuration failure due to out-of-order power delivery; replaces microcontroller-based sequencing with deterministic, zero-firmware solution.

Use Scenario: Monitoring and sequencing core (1.0V), auxiliary (2.5V), and I/O (3.3V) supplies for Xilinx or Intel FPGAs.

IC Role / Device Role / Timing Role: MAX16027TP+ serves as a dedicated supervisor, asserting RESET only after all three rails stabilize within tolerance.

Use Value: Prevents FPGA configuration corruption by guaranteeing RESET deassertion occurs strictly after all supply thresholds are met and held.

Industrial PLC Power Management

Networking Switch ASIC Startup

Use Scenario: Managing redundant 24V, 5V, and 3.3V supplies in programmable logic controllers operating in harsh factory environments.

IC Role / Device Role / Timing Role: MAX16027TP+ functions as a fault-tolerant supervisor, with EN1–EN3 allowing dynamic disable of failed rails while maintaining system operation.

Use Value: Enables graceful degradation - if one rail fails, remaining rails stay active and RESET remains asserted only for affected domain.

Use Scenario: Coordinating startup of CPU core, SerDes, and management controller rails in 10G/25G Ethernet switches.

IC Role / Device Role / Timing Role: MAX16027TP+ provides per-rail timing control (via CDLYx) and synchronized RESET release to meet ASIC power-on requirements.

Use Value: Meets strict ASIC vendor timing specs (e.g., TI KeyStone, Broadcom StrataDNX) without custom CPLD logic or software intervention.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-voltage supervisory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX16028TP+	Identical pinout and functionality but with push-pull (not open-drain) OUT1–OUT3 and RESET outputs.	Requires VCC-referenced pullups; unsuitable for 28V-level shifting but simplifies board design where all rails share same voltage domain.	Select MAX16028TP+ when interfacing only with same-VCC enable inputs and lower component count is prioritized over voltage flexibility.
TPS3808G33DBVR	Single-channel 3.3V supervisor with fixed threshold, no sequencing, no adjustable delay, and no multi-rail monitoring.	Lacks triple-monitoring, ENx/CDLYx control, and RESET coordination - cannot replace MAX16027TP+ in sequencing applications.	Use TPS3808G33DBVR only for standalone 3.3V rail monitoring where sequencing and multi-rail coordination are unnecessary.

Compared with MAX16028TP+, MAX16027TP+ offers 28V-tolerant open-drain outputs essential for mixed-voltage systems, while TPS3808G33DBVR lacks both multi-rail capability and timing configurability - making it functionally incomplete as a drop-in alternative.

Availability

MAX16027TP+ is available at Aetrix Electronics and suitable for server power sequencing, FPGA voltage control, industrial PLC management, and networking switch ASIC startup requiring stable component supply and guaranteed long-term industrial temperature support.

Supply support for MAX16027TP+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, computing, and communications markets.

The MAX16025–MAX16030 family was designed specifically for hardware-based, capacitor-programmable power-supply sequencing and supervision in multivoltage systems where firmware-free reliability and precise timing are critical.

FAQ

What is the maximum input voltage the MAX16027TP+ can monitor on its IN1–IN3 pins?

The MAX16027TP+ IN1–IN3 pins tolerate voltages up to (VCC + 0.3V), with absolute maximum rating of +30V. However, accurate monitoring is limited by the selected threshold - e.g., when configured for 3.3V nominal, the comparator detects deviations around that point. For higher-voltage rails (e.g., 12V), use an external resistor divider to scale the input to within the 0.5V–3.3V threshold range. The MAX16027TP+ itself does not include internal scaling.

Does the MAX16027TP+ support daisy-chained power sequencing?

Yes, the MAX16027TP+ supports daisy-chained sequencing via its open-drain outputs and enable inputs. For example, OUT1 can drive EN2 of a second MAX16027TP+, creating a cascaded startup where Rail 2 enables only after Rail 1 stabilizes. This avoids simultaneous inrush current and satisfies strict ASIC/FPGA sequencing requirements without external logic. The MAX16027TP+ datasheet confirms this topology in Figure 4.

What is the minimum reset timeout period for the MAX16027TP+ when CRESET is connected to VCC?

When CRESET is connected to VCC, the MAX16027TP+ uses its internal fixed reset timeout of 140ms minimum. This value is guaranteed over temperature (-40°C to +125°C) and supply voltage (2.2V–28V). The actual timeout may vary slightly due to process variation but will never fall below 140ms. No external capacitor is required for this mode.

Can the MAX16027TP+ monitor a 0.85V core voltage?

Yes - the MAX16027TP+ supports adjustable thresholds down to 0.5V (TOL = GND) or 0.472V (TOL = VCC). To monitor 0.85V, configure TH0/TH1 for "Adjustable" mode and use an external resistor divider on IN1–IN3. With typical input leakage of ±100nA, a 100kΩ/100kΩ divider yields ~0.425V at the pin for 0.85V input, falling within the adjustable range. Accuracy depends on resistor tolerance and leakage contribution.

Is the MAX16027TP+ pin-compatible with other devices in the MAX16025–MAX16030 family?

No - the MAX16027TP+ is not pin-compatible with MAX16025/MAX16026 (16-pin) or MAX16029/MAX16030 (24-pin). It uses a unique 20-pin TQFN footprint (T2044-3) matching only MAX16028TP+. Pin assignments differ across variants to accommodate differing channel counts and output types; PCB layout must be specific to the MAX16027TP+ 20-pin configuration.

MAX16027TP+ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 20-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Sequencer

Number of Voltages Monitored:: 3

Voltage - Threshold:: 9 Selectable Threshold Combinations

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 140ms/Adjustable Minimum

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-TQFN (4x4)

MAX16027TP+ FAQ

1.How can I place an order for MAX16027TP+ through Aetrix?

Please submit a Request for Quotation (RFQ) for MAX16027TP+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MAX16027TP+ reliable?

The price and inventory of MAX16027TP+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16027TP+ is usually 5 days.

3.What payment methods are accepted for MAX16027TP+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16027TP+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MAX16027TP+?

MAX16027TP+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MAX16027TP+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MAX16027TP+?

For technical support, including MAX16027TP+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16027TP+ requirements.

6.How does Aetrix verify that MAX16027TP+ is sourced from the original manufacturer or authorized distributors?

All MAX16027TP+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16027TP+ meets industry standards.

7.What is the process for return or replacement of MAX16027TP+?

All MAX16027TP+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16027TP+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MAX16027TP+ part is unused and in its original packaging.

Return procedure for MAX16027TP+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…