Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc./Maxim Integrated MAX16028TP+

Name: MAX16028TP+
Brand: Analog Devices Inc./Maxim Integrated
SKU: MAX16028TP+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MAX16028TP+

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Supervisors

Package:: 20-WFQFN Exposed Pad

Datasheet:: MAX16028TP+.pdf

Description:: IC SUPERVISOR 3 CHANNEL 20TQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,853

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MAX16028TP+ from Maxim Integrated is a triple-voltage, push-pull output supervisory and sequencing IC designed for multivoltage power-up control in high-reliability systems. It monitors three independent supply rails (e.g., 3.3V, 2.5V, 1.8V), provides capacitor-adjustable delay timing per channel (via CDLY1–CDLY3), features a push-pull RESET output, and operates across -40°C to +125°C in a 20-pin TQFN (4mm × 4mm) package - used in server power sequencing and industrial embedded controllers.

For engineers reviewing the MAX16028TP+ datasheet, MAX16028TP+ pinout, MAX16028TP+ application, or MAX16028TP+ equivalent, key selection criteria include its triple-supply monitoring capability, logic-selectable thresholds (9 options via TH0/TH1), ±1.5% adjustable threshold accuracy down to 0.5V, push-pull output drive strength, and CRESET-capacitor-adjustable reset timeout.

Technical Context

The MAX16028TP+ implements three independent voltage detector channels with programmable thresholds selected by TH0/TH1 logic inputs and tolerance set by TOL (5% or 10%). Each channel includes an active-high enable input (EN1–EN3), capacitor-adjustable delay (CDLY1–CDLY3), and push-pull output (OUT1–OUT3).

Its RESET output is push-pull, active-low, and asserts when any monitored voltage falls below threshold, any EN_ goes low, or MR is asserted; deassertion occurs only after all voltages exceed thresholds and remains delayed by either fixed 140ms (CRESET = VCC) or capacitor-adjusted timeout (CRESET to GND).

Key Specifications

Parameter	Value and Actual Design Meaning
Monitored Voltages	Three independent supplies (IN1–IN3), configurable via TH0/TH1 to fixed (3.3V/2.5V/1.8V/1.5V/1.2V) or adjustable (down to 0.5V) thresholds.
Output Type	Push-pull OUT1–OUT3 and push-pull RESET - eliminates need for external pullups and supports direct interfacing to logic inputs of DC-DC regulators.
Threshold Accuracy	±1.5% for adjustable thresholds; ±2.7% over temperature for fixed thresholds - ensures reliable detection under thermal stress in automotive/industrial environments.
Delay Timing	Capacitor-adjustable per channel (CDLY1–CDLY3); internal propagation delay <35µs - enables precise, independent power-rail sequencing during startup.
Reset Timeout	Fixed minimum 140ms (CRESET = VCC) or capacitor-adjustable (t_RP = 0.5V / 500nA × C_CRESET + 35µs) - guarantees sufficient processor hold time before release.
Supply Range	2.2V to 28V V_CC - supports wide-input industrial and telecom power domains without auxiliary biasing.
Operating Temp	-40°C to +125°C - fully specified for under-hood, base station, and high-density server applications.

Pinout & Package

MAX16028TP+ uses a 20-pin thin QFN package (4mm × 4mm, 0.8mm height) with exposed pad (EP) internally connected to GND. Pin numbering follows standard top-view orientation with pin 1 at top-left corner.

Pin	Circuit Role	Design Meaning
1	VCC	Primary supply input (2.2V–28V); powers all internal circuitry; UVLO triggers full output disable below 1.9V.
2	IN1	First monitored voltage input; threshold set by TH0/TH1/TOL; OUT1 asserts high after CDLY1 delay when IN1 exceeds threshold.
3	IN2	Second monitored voltage input; independent threshold and delay (CDLY2); enables dual-rail sequencing without external logic.
4	IN3	Third monitored voltage input; supports daisy-chained sequencing or standalone supervision of 1.2V–3.3V rails.
5	TOL	Threshold tolerance select: GND = ±5%, VCC = ±10% - matches system-level power supply tolerance requirements.
6	GND	Analog/digital ground reference; EP must be soldered to PCB ground plane for thermal and EMI performance.
7	EN1	Active-high enable for IN1/OUT1 path; forces OUT1 low when disabled - allows digital control of individual rail enable timing.
8	EN2	Active-high enable for IN2/OUT2; decouples monitoring from power state - critical for partial-system wake-up sequences.
9	EN3	Active-high enable for IN3/OUT3; supports hierarchical power management where subsystems activate on demand.
10	TH1	MSB of 2-bit threshold select; combined with TH0, selects one of nine fixed or adjustable voltage thresholds per input.
11	TH0	LSB of 2-bit threshold select; open, GND, or VCC configuration determines IN1–IN3 threshold mapping per Table 2.
12	OUT1	Push-pull output for IN1; drives high when IN1 > V_TH and EN1 = high after CDLY1 delay - directly controls enable pin of downstream DC-DC converter.
13	OUT2	Push-pull output for IN2; electrically isolated from OUT1 - prevents cross-talk in multi-regulator systems.
14	OUT3	Push-pull output for IN3; compatible with 3.3V/2.5V/1.8V logic families without level-shifting.
15	RESET	Push-pull active-low reset output; asserts when any INx fails or ENx goes low; deasserts only after all conditions met and timeout expires.
16	MR	Active-low manual reset input; internal 500nA pullup allows momentary switch interface without external components.
17	CRESET	Capacitor-adjustable reset timeout input; connect to GND via C_CRESET to set t_RP; connect to VCC for 140ms min timeout.
18	CDLY1	Capacitor-adjustable delay for IN1→OUT1; 250nA current source charges external cap to 1V to trigger OUT1 assertion.
19	CDLY2	Capacitor-adjustable delay for IN2→OUT2; independent timing enables staggered rail activation (e.g., core before I/O).
20	CDLY3	Capacitor-adjustable delay for IN3→OUT3; supports three-stage sequencing with sub-millisecond resolution.

Key Features

Feature	Design Value
Triple independent voltage monitoring	Enables simultaneous supervision of 3.3V, 2.5V, and 1.8V rails with per-channel enable and delay - replaces three discrete supervisors in space-constrained designs.
Logic-selectable thresholds (9 options)	TH0/TH1 pins configure fixed (3.3V/2.5V/1.8V/1.5V/1.2V) or adjustable (0.5V+) thresholds without external resistors - reduces BOM count and layout complexity.
Capacitor-adjustable sequencing delays	CDLY1–CDLY3 pins accept 1nF–100nF capacitors to set 0.1ms–1000ms delays per rail - achieves precise, noise-immune power-up order without microcontroller intervention.
Push-pull RESET and OUTx outputs	Eliminates external pullup resistors and supports direct connection to FPGA/ASIC reset inputs or DC-DC enable pins - simplifies schematic and improves noise immunity.
Wide 2.2V–28V V_CC range	Operates from single Li-ion battery up to 24V industrial bus - avoids need for auxiliary LDOs in mixed-voltage systems.
Automotive-grade temperature range	Specified from -40°C to +125°C with guaranteed performance - suitable for under-dash, base station, and high-power computing applications.

Applications

Server Power Sequencing	Industrial PLC Power Management
Use Scenario: Sequencing 12V backplane, 3.3V I/O, and 1.8V FPGA core rails during cold start in rack-mounted servers. IC Role / Device Role / Timing Role: MAX16028TP+ acts as primary sequencer - IN1 monitors 12V, IN2 monitors 3.3V, IN3 monitors 1.8V; CDLY1/CDLY2/CDLY3 set staggered enable delays. Use Value: Ensures FPGA core powers only after stable I/O and backplane rails, preventing latch-up and enabling deterministic boot.	Use Scenario: Supervising 24V field bus, 5V controller logic, and 3.3V communication interface in programmable logic controllers. IC Role / Device Role / Timing Role: MAX16028TP+ serves as fault-tolerant supervisor - EN1/EN2/EN3 allow software-controlled rail enable/disable; RESET holds CPU in reset during undervoltage events. Use Value: Guarantees safe shutdown and restart during brownouts, meeting IEC 61000-4-11 immunity requirements.
Telecom Line Card Monitoring	Automotive ADAS Domain Controller
Use Scenario: Monitoring +3.3V, +1.2V, and +1.8V supplies powering DSP, memory, and SerDes in optical line cards. IC Role / Device Role / Timing Role: MAX16028TP+ functions as integrated sequencer/supervisor - TH0/TH1 configure exact thresholds; TOL selects ±5% tolerance matching telecom spec GR-63. Use Value: Reduces component count vs. discrete solutions while supporting hot-swap compliance and graceful degradation on single-rail failure.	Use Scenario: Managing power-up sequence of radar SoC (1.0V), vision processor (1.2V), and CAN transceiver (3.3V) in autonomous driving ECUs. IC Role / Device Role / Timing Role: MAX16028TP+ provides AEC-Q100-compliant sequencing - CDLY1/CDLY2/CDLY3 enforce strict timing windows; RESET coordinates boot loader execution. Use Value: Meets ISO 26262 ASIL-B timing constraints for safety-critical domain controllers without adding MCU overhead.

Server Power Sequencing

Industrial PLC Power Management

Use Scenario: Sequencing 12V backplane, 3.3V I/O, and 1.8V FPGA core rails during cold start in rack-mounted servers.

IC Role / Device Role / Timing Role: MAX16028TP+ acts as primary sequencer - IN1 monitors 12V, IN2 monitors 3.3V, IN3 monitors 1.8V; CDLY1/CDLY2/CDLY3 set staggered enable delays.

Use Value: Ensures FPGA core powers only after stable I/O and backplane rails, preventing latch-up and enabling deterministic boot.

Use Scenario: Supervising 24V field bus, 5V controller logic, and 3.3V communication interface in programmable logic controllers.

IC Role / Device Role / Timing Role: MAX16028TP+ serves as fault-tolerant supervisor - EN1/EN2/EN3 allow software-controlled rail enable/disable; RESET holds CPU in reset during undervoltage events.

Use Value: Guarantees safe shutdown and restart during brownouts, meeting IEC 61000-4-11 immunity requirements.

Telecom Line Card Monitoring

Automotive ADAS Domain Controller

Use Scenario: Monitoring +3.3V, +1.2V, and +1.8V supplies powering DSP, memory, and SerDes in optical line cards.

IC Role / Device Role / Timing Role: MAX16028TP+ functions as integrated sequencer/supervisor - TH0/TH1 configure exact thresholds; TOL selects ±5% tolerance matching telecom spec GR-63.

Use Value: Reduces component count vs. discrete solutions while supporting hot-swap compliance and graceful degradation on single-rail failure.

Use Scenario: Managing power-up sequence of radar SoC (1.0V), vision processor (1.2V), and CAN transceiver (3.3V) in autonomous driving ECUs.

IC Role / Device Role / Timing Role: MAX16028TP+ provides AEC-Q100-compliant sequencing - CDLY1/CDLY2/CDLY3 enforce strict timing windows; RESET coordinates boot loader execution.

Use Value: Meets ISO 26262 ASIL-B timing constraints for safety-critical domain controllers without adding MCU overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-voltage supervisory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX16027TP+	Identical pinout and functionality but with open-drain OUT1–OUT3 and RESET - requires external pullups for logic-level translation.	Suitable where interfacing to higher-voltage (≤28V) enable inputs is needed; less ideal for direct FPGA reset assertion.	Select MAX16027TP+ only if open-drain flexibility is required; MAX16028TP+ preferred for simplified push-pull integration.
TPS3808G33DBVR	Single-channel 3.3V supervisor with fixed threshold and no sequencing capability - lacks multi-rail monitoring, TH0/TH1 logic select, or CDLY timing.	Applicable only for basic 3.3V rail monitoring; cannot replace MAX16028TP+ in triple-rail sequencing roles.	Use TPS3808G33DBVR only as supplemental monitor for one rail; MAX16028TP+ remains necessary for full system sequencing.

Compared with MAX16027TP+, MAX16028TP+ eliminates external pullups and simplifies timing-critical FPGA/ASIC interfaces; compared with TPS3808G33DBVR, it delivers integrated triple-rail sequencing unattainable with single-channel alternatives.

Availability

MAX16028TP+ is available at Aetrix Electronics and suitable for server power sequencing, industrial PLC power management, and telecom line card monitoring requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for MAX16028TP+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, automotive, and communications applications - emphasizing reliability, thermal robustness, and integration density.

The MAX16025–MAX16030 family was engineered specifically for multivoltage system power sequencing and supervision, targeting high-reliability applications where deterministic startup timing, wide supply range, and extended temperature operation are mandatory.

FAQ

What is the function of the TH0 and TH1 pins on the MAX16028TP+?

The TH0 and TH1 pins on the MAX16028TP+ are logic-selectable threshold inputs that together define one of nine possible voltage thresholds for each monitored input (IN1–IN3). Configured as GND/VCC/open combinations, they select fixed values (e.g., 3.3V, 2.5V, 1.8V) or enable adjustable monitoring down to 0.5V. This eliminates external resistor networks and allows flexible rail assignment without redesigning the MAX16028TP+ circuit.

Can the MAX16028TP+ monitor a 1.0V supply rail?

Yes, the MAX16028TP+ can monitor a 1.0V supply rail using its adjustable threshold mode. With TOL = GND and appropriate resistor divider on IN1–IN3, the internal threshold becomes ~0.5V; scaling via R1/R2 allows precise setting for 1.0V detection. The ±1.5% accuracy and 0.5V minimum threshold ensure reliable operation - confirmed in the Electrical Characteristics table under "Adjustable Threshold (IN_ Falling)".

How does the CRESET pin affect reset timeout behavior in the MAX16028TP+?

The CRESET pin on the MAX16028TP+ sets the reset timeout period: connecting CRESET to VCC yields a fixed minimum 140ms timeout, while connecting it to GND via capacitor C_CRESET adjusts timeout per t_RP = (0.5V / 500nA) × C_CRESET + 35µs. This allows precise tailoring of processor hold time - critical for systems with varying boot ROM latency - without firmware changes or external timers.

Is the MAX16028TP+ pin-compatible with other devices in the MAX16025–MAX16030 family?

No, the MAX16028TP+ is not pin-compatible with all members of the MAX16025–MAX16030 family. It uses a 20-pin TQFN package, whereas MAX16025/MAX16026 use 16-pin and MAX16029/MAX16030 use 24-pin variants. While pin functions align across the family (e.g., IN1, OUT1, CDLY1), physical pin count and layout differ - requiring separate PCB footprints for each variant.

What is the maximum sink current supported by the MAX16028TP+ push-pull outputs?

The MAX16028TP+ push-pull outputs (OUT1–OUT3 and RESET) support up to 1mA sink current at V_CC ≥ 4.5V (V_OL ≤ 0.35V), and up to 0.5mA at V_CC ≥ 2.25V (V_OL ≤ 0.3V). This is specified in the Electrical Characteristics table under "Output Low Voltage (Push-Pull)". These drive strengths directly interface with standard CMOS/TTL inputs and most DC-DC enable pins without buffering.

MAX16028TP+ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 20-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Sequencer

Number of Voltages Monitored:: 3

Voltage - Threshold:: 9 Selectable Threshold Combinations

Output:: Push-Pull, Totem Pole

Reset:: Active Low

Reset Timeout:: 140ms/Adjustable Minimum

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-TQFN (4x4)

MAX16028TP+ FAQ

1.How can I place an order for MAX16028TP+ through Aetrix?

Please submit a Request for Quotation (RFQ) for MAX16028TP+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MAX16028TP+ reliable?

The price and inventory of MAX16028TP+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16028TP+ is usually 5 days.

3.What payment methods are accepted for MAX16028TP+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16028TP+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MAX16028TP+?

MAX16028TP+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MAX16028TP+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MAX16028TP+?

For technical support, including MAX16028TP+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16028TP+ requirements.

6.How does Aetrix verify that MAX16028TP+ is sourced from the original manufacturer or authorized distributors?

All MAX16028TP+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16028TP+ meets industry standards.

7.What is the process for return or replacement of MAX16028TP+?

All MAX16028TP+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16028TP+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MAX16028TP+ part is unused and in its original packaging.

Return procedure for MAX16028TP+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…