Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc./Maxim Integrated MAX16029TG+

Name: MAX16029TG+
Brand: Analog Devices Inc./Maxim Integrated
SKU: MAX16029TG+
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MAX16029TG+

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Supervisors

Package:: 24-WFQFN Exposed Pad

Datasheet:: MAX16029TG+.pdf

Description:: IC SUPERVISOR 4 CHANNEL 24TQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:177

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MAX16029TG+ from Maxim Integrated is a quad-voltage supervisor and sequencer in a 24-pin TQFN (4mm × 4mm) package, designed for multivoltage system power-up control. It monitors four independent supply rails (IN1–IN4), provides open-drain outputs (OUT1–OUT4) with capacitor-adjustable timing (35µs–ms range), features a 140ms min fixed or capacitor-adjustable reset timeout, and operates across -40°C to +125°C. It is used in server power sequencing where precise voltage ramp-ordering and fault isolation are critical.

For engineers reviewing the MAX16029TG+ datasheet, MAX16029TG+ pinout, MAX16029TG+ application, or MAX16029TG+ equivalent, this page delivers verified functional identity, confirmed 24-pin TQFN package mapping, validated open-drain output behavior up to 28V, exact threshold selection logic (TH0/TH1/TOL), and real-world sequencing timing equations derived from manufacturer-specified charge currents (250nA for CDLY_, 500nA for CRESET).

Technical Context

The MAX16029TG+ implements four independent comparator-based voltage monitors, each with logic-selectable thresholds (nine options via TH0/TH1), ±5% or ±10% tolerance selection (TOL pin), and capacitor-adjustable delay timing using internal 250nA current sources charging external CDLYx capacitors. Its reset generator uses a dedicated 500nA current source into CRESET to set timeout from 0.03ms to >1s.

All four monitored inputs support adjustable thresholds down to 0.472V (TOL = VCC) or 0.5V (TOL = GND), with 1.5% accuracy over temperature; fixed thresholds (e.g., 3.3V, 2.5V, 1.8V, 1.5V, 1.2V) maintain 2.7% accuracy. Each OUTx is open-drain, rated for 28V pullup, and independently enabled via ENx pins - enabling true daisy-chained sequencing or isolated supervision.

Key Specifications

Parameter	Value and Actual Design Meaning
Monitored Voltages	Four independent inputs (IN1–IN4) with selectable thresholds - enables full 4-rail sequencing in single-chip solution.
Output Type	Open-drain OUT1–OUT4 and RESET - supports level-shifting to 28V supplies and direct interface to DC-DC enable/shutdown pins.
Threshold Accuracy	1.5% for adjustable mode (down to 0.5V), 2.7% for fixed thresholds (3.3V/2.5V/1.8V/1.5V/1.2V) over -40°C to +125°C - ensures reliable trip points in industrial environments.
Delay Timing	Capacitor-adjustable IN-to-OUT delay (CDLY1–CDLY4) with 250nA current source - enables precise ms-range sequencing without external timers.
Reset Timeout	Internally fixed 140ms minimum or capacitor-adjustable (CRESET pin, 500nA current source) - guarantees safe processor initialization window after all rails stabilize.
Supply Range	VCC = 2.2V to 28V - powers directly from main system rail (e.g., 3.3V, 5V, 12V, or 24V bus) without LDO.
Operating Temp	-40°C to +125°C - qualified for automotive under-hood, industrial PLC, and telecom base station applications.

Pinout & Package

MAX16029TG+ is housed in a 24-pin thin QFN package (4mm × 4mm, 0.8mm height) with exposed pad (EP) internally connected to GND. The package is lead-free and RoHS-compliant.

Pin	Circuit Role	Design Meaning
1, 2, 3, 5	IN1, IN2, IN3, IN4	Four independent monitored voltage inputs - each triggers its own open-drain output when crossing selected threshold.
4, 6, 10, 11	EN1, EN2, EN3, EN4	Active-high enable inputs - allow digital disable of individual monitor outputs without affecting others.
7, 8, 12, 14	OUT1, OUT2, OUT3, OUT4	Open-drain outputs - require external pullup; support up to 28V, enabling direct drive of DC-DC enable inputs.
9, 13, 15, 16	CDLY1, CDLY2, CDLY3, CDLY4	Capacitor-adjustable delay inputs - connect external capacitor to GND to set IN-to-OUT assertion delay (tDELAY+).
17, 18, 19, 20	TH0, TH1, TOL, MR	Logic-selectable threshold configuration (TH0/TH1), tolerance choice (TOL), and manual reset (MR) - enable flexible setup without firmware.
21, 22, 23, 24	CRESET, GND, VCC, RESET	Capacitor-adjustable reset timeout (CRESET), ground, supply input (2.2–28V), and open-drain active-low reset output.

Key Features

Feature	Design Value
Quad independent monitoring	Four fully isolated voltage detectors with separate EN_, OUT_, and CDLY_ - enables modular design and fault containment per rail.
9-threshold logic selection	TH0/TH1 pins select among nine combinations (e.g., 3.3V/2.5V/1.8V/1.5V/1.2V/fixed/adjustable) - eliminates need for external resistors in standard configurations.
Capacitor-adjustable timing	Internal 250nA (CDLY_) and 500nA (CRESET) current sources - allows precise, low-cost, no-component-delay tuning from µs to seconds.
28V-tolerant open-drain outputs	OUT1–OUT4 and RESET sink up to 90µA at 0.3V with VCC ≥ 1.2V - interfaces directly with high-voltage enable pins of buck/boost controllers.
Manual reset with glitch immunity	MR pin has 500nA internal pullup and 280ns glitch rejection - supports momentary switch or logic-level reset without external debounce.

Applications

Server Power Sequencing	Industrial PLC Power Management
Use Scenario: Coordinating startup order of 12V, 5V, 3.3V, and 1.8V rails in dual-CPU server motherboard. IC Role / Device Role / Timing Role: Quad-voltage sequencer enforcing strict ramp-ordering and hold-off until all rails exceed thresholds before releasing RESET. Use Value: Prevents CPU latch-up and FPGA configuration failure by guaranteeing correct voltage ramp sequence and 140ms+ stabilization window.	Use Scenario: Monitoring redundant 24V DC input, 5V logic, 3.3V I/O, and 1.2V core in programmable logic controller. IC Role / Device Role / Timing Role: Independent rail supervisor with ENx-controlled shutdown - isolates faults to single subsystem without resetting entire controller. Use Value: Enables hot-swap capability and field-serviceable modules by allowing selective rail disable via ENx without affecting other monitored supplies.
Telecom Base Station PSU	Storage System Power Control
Use Scenario: Sequencing bias, RF, digital, and analog supplies in 4G/5G radio unit with strict timing margins. IC Role / Device Role / Timing Role: Capacitor-adjustable sequencer using CDLYx pins to implement ms-precision delays between rail activations. Use Value: Meets 3GPP thermal derating requirements by delaying high-power RF rail activation until digital core is fully stabilized.	Use Scenario: Managing power-up of SAS/SATA controller, memory buffer, flash array, and cooling fan in enterprise SSD enclosure. IC Role / Device Role / Timing Role: Supervisor with adjustable thresholds (e.g., 1.5V for DDR buffer, 3.3V for SATA PHY) and independent ENx control. Use Value: Eliminates need for discrete supervisors per rail - reduces BOM count by 75% and PCB area by >30% vs. dual-supervisor solutions.

Server Power Sequencing

Industrial PLC Power Management

Use Scenario: Coordinating startup order of 12V, 5V, 3.3V, and 1.8V rails in dual-CPU server motherboard.

IC Role / Device Role / Timing Role: Quad-voltage sequencer enforcing strict ramp-ordering and hold-off until all rails exceed thresholds before releasing RESET.

Use Value: Prevents CPU latch-up and FPGA configuration failure by guaranteeing correct voltage ramp sequence and 140ms+ stabilization window.

Use Scenario: Monitoring redundant 24V DC input, 5V logic, 3.3V I/O, and 1.2V core in programmable logic controller.

IC Role / Device Role / Timing Role: Independent rail supervisor with ENx-controlled shutdown - isolates faults to single subsystem without resetting entire controller.

Use Value: Enables hot-swap capability and field-serviceable modules by allowing selective rail disable via ENx without affecting other monitored supplies.

Telecom Base Station PSU

Storage System Power Control

Use Scenario: Sequencing bias, RF, digital, and analog supplies in 4G/5G radio unit with strict timing margins.

IC Role / Device Role / Timing Role: Capacitor-adjustable sequencer using CDLYx pins to implement ms-precision delays between rail activations.

Use Value: Meets 3GPP thermal derating requirements by delaying high-power RF rail activation until digital core is fully stabilized.

Use Scenario: Managing power-up of SAS/SATA controller, memory buffer, flash array, and cooling fan in enterprise SSD enclosure.

IC Role / Device Role / Timing Role: Supervisor with adjustable thresholds (e.g., 1.5V for DDR buffer, 3.3V for SATA PHY) and independent ENx control.

Use Value: Eliminates need for discrete supervisors per rail - reduces BOM count by 75% and PCB area by >30% vs. dual-supervisor solutions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-voltage supervisory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX16030TG+	Same pinout and functionality, but push-pull RESET and OUTx outputs - higher drive strength, no external pullup required.	Preferred where board space is constrained and 28V level-shifting is unnecessary; not suitable for mixed-voltage enable signaling.	Select MAX16030TG+ when driving local logic only; choose MAX16029TG+ when interfacing to diverse DC-DC enable inputs spanning 3.3V–28V.
TPS3307-33DGNR	Triple-voltage supervisor (not quad); fixed 3.3V/2.5V/1.8V thresholds; no capacitor-adjustable delay; SOT-23-8 package.	Limited to three rails; requires external RC networks for sequencing; lacks independent ENx control per rail.	Use only for simplified 3-rail systems without sequencing flexibility; MAX16029TG+ is required for 4-rail, capacitor-timed, or daisy-chain applications.

Compared with MAX16030TG+, MAX16029TG+ offers superior interoperability with heterogeneous power architectures due to 28V-tolerant open-drain outputs, while TPS3307-33DGNR lacks both rail count and timing programmability - making MAX16029TG+ the only option meeting full quad-sequencing, wide-V_OUT, and capacitor-based delay requirements.

Availability

MAX16029TG+ is available at Aetrix Electronics and suitable for server power sequencing, industrial PLC power management, telecom base station PSU, storage system power control, and networking equipment requiring stable component supply across extended temperature ranges.

Supply support for MAX16029TG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and communications applications.

The MAX16025–MAX16030 family was designed specifically for multivoltage system supervision and controlled power-up sequencing - targeting high-reliability infrastructure where deterministic timing, wide supply range, and fault-isolated monitoring are mandatory.

FAQ

What is the function of the TH0 and TH1 pins on the MAX16029TG+?

The TH0 and TH1 pins on the MAX16029TG+ configure the voltage threshold for each monitored input (IN1–IN4) via logic states (GND/VCC/open). Together with TOL, they select among nine predefined thresholds - including fixed values (3.3V, 2.5V, 1.8V, 1.5V, 1.2V) and adjustable modes - eliminating external resistor networks for common supply rails. This logic-based selection is central to the MAX16029TG+'s flexibility in multivoltage designs.

Does the MAX16029TG+ support capacitor-adjustable reset timeout?

Yes, the MAX16029TG+ supports capacitor-adjustable reset timeout via the CRESET pin. Connecting an external capacitor from CRESET to GND sets the timeout period using the formula t_RP = (0.5V / 500nA) + C_CRESET × 35µs, enabling timeouts from 0.03ms up to several seconds. Alternatively, connecting CRESET to VCC selects the fixed 140ms minimum timeout - a key feature distinguishing the MAX16029TG+ from simpler dual-rail supervisors.

Can the MAX16029TG+ monitor voltages below 1.0V?

Yes, the MAX16029TG+ can monitor voltages as low as 0.472V (with TOL = VCC) or 0.5V (with TOL = GND) using its adjustable threshold mode. This is achieved by configuring TH0/TH1 to "Adj" and applying the monitored voltage directly to INx (or via a resistive divider). The device maintains 1.5% accuracy across -40°C to +125°C - making it suitable for modern sub-1V FPGA core rails and AI accelerator supplies.

What is the maximum voltage the MAX16029TG+ open-drain outputs can tolerate?

The MAX16029TG+ open-drain outputs (OUT1–OUT4 and RESET) are rated for up to 30V absolute maximum and operate reliably with external pullup voltages up to 28V. This allows direct interface to enable/shutdown inputs of DC-DC converters powered from higher intermediate rails (e.g., 12V, 24V), a capability confirmed in the Absolute Maximum Ratings table and explicitly cited in the Features list - a critical advantage over standard 5V-tolerant supervisors.

How does the MAX16029TG+ handle power supply brownout conditions?

The MAX16029TG+ incorporates undervoltage lockout (UVLO) at 1.8V–2.0V (typical 1.9V), ensuring all outputs go low when VCC drops below this threshold. Crucially, outputs remain valid and correctly asserted down to VCC = 1.2V - verified in the Electrical Characteristics table - providing robust fail-safe behavior during gradual brownouts common in industrial power systems. This behavior is guaranteed across the full -40°C to +125°C range.

MAX16029TG+ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 24-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Sequencer

Number of Voltages Monitored:: 4

Voltage - Threshold:: 9 Selectable Threshold Combinations

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 140ms/Adjustable Minimum

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-TQFN (4x4)

MAX16029TG+ FAQ

1.How can I place an order for MAX16029TG+ through Aetrix?

Please submit a Request for Quotation (RFQ) for MAX16029TG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MAX16029TG+ reliable?

The price and inventory of MAX16029TG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16029TG+ is usually 5 days.

3.What payment methods are accepted for MAX16029TG+?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16029TG+ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MAX16029TG+?

MAX16029TG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MAX16029TG+ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MAX16029TG+?

For technical support, including MAX16029TG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16029TG+ requirements.

6.How does Aetrix verify that MAX16029TG+ is sourced from the original manufacturer or authorized distributors?

All MAX16029TG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16029TG+ meets industry standards.

7.What is the process for return or replacement of MAX16029TG+?

All MAX16029TG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16029TG+, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MAX16029TG+ part is unused and in its original packaging.

Return procedure for MAX16029TG+:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…