Analog Devices Inc./Maxim Integrated MAX16030TG+
- Part No.:
- MAX16030TG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
MAX16030TG+.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 24TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,336
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX16030TG+ from Maxim Integrated is a quad-voltage supervisory and sequencing IC in a 24-pin TQFN (4mm × 4mm) package, designed for multivoltage power-up control in high-reliability systems. It monitors four independent supply rails (e.g., 3.3V, 2.5V, 1.8V, 1.5V), provides push-pull outputs with ±1.5% adjustable threshold accuracy down to 0.5V, and supports capacitor-adjustable delay timing (via CDLY1–CDLY4) and reset timeout (via CRESET). It operates across -40°C to +125°C and is used in server power sequencing where deterministic voltage ramp coordination is required.
For engineers reviewing the MAX16030TG+ datasheet, MAX16030TG+ pinout, MAX16030TG+ application, or MAX16030TG+ equivalent, this page delivers verified functional identity, confirmed pin roles, temperature-stable threshold behavior, sequencing timing control via external capacitors, and direct substitution guidance - all grounded in Maxim's official datasheet Rev 3 (Jan 2007).
Technical Context
The MAX16030TG+ implements four independent comparator-based voltage detectors, each with logic-selectable thresholds (9 options via TH1/TH0), active-high enable inputs (EN1–EN4), and push-pull outputs (OUT1–OUT4). Its reset output (RESET) is active-low and deasserts only after all four monitored voltages exceed their thresholds, all enables are high, and the reset timeout expires - supporting strict power-on sequencing requirements.
Timing is controlled by internal 250nA current sources charging external capacitors on CDLY1–CDLY4 (for per-rail delays) and CRESET (for global reset timeout); threshold tolerance (5% or 10%) is selected via TOL pin, and adjustable thresholds rely on precision 0.5V reference (TOL = GND) with <±1.5% error over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Monitored Voltages | 4 independent rails (IN1–IN4), configurable via TH0/TH1 logic pins |
| Threshold Accuracy | ±1.5% for adjustable thresholds (down to 0.5V); ±2.7% for fixed thresholds over -40°C to +125°C |
| Output Type | Push-pull (OUT1–OUT4 and RESET), eliminating need for external pullups |
| Operating Voltage | 2.2V to 28V VCC range supports wide-input DC-DC supplies and industrial bus voltages |
| Reset Timeout | Fixed 140ms minimum (CRESET = VCC) or capacitor-adjustable (e.g., 100nF → ~100ms) |
| Delay Timing | Per-rail capacitor-adjustable delay (CDLY1–CDLY4), 35µs propagation + RC-based timing |
| Temperature Range | Full specification from -40°C to +125°C ambient, qualified for automotive and industrial use |
Pinout & Package
MAX16030TG+ uses a 24-pin thin QFN package (4mm × 4mm, 0.8mm height, exposed pad tied to GND). Pin pitch is 0.5mm; package code is T2444-4.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1,2,3,5,14,15,17,19,20,21,22,23,24 | GND / VCC / INx / ENx / OUTx / TH0/TH1 / TOL / MR / RESET / CDLYx / CRESET | Standard signal/power terminals; exposed pad (EP) is internally connected to GND and must be soldered to PCB ground plane for thermal and electrical integrity |
| 1 | VCC | Supply input (2.2V–28V); UVLO activates below 1.9V; bypass with 0.1µF ceramic capacitor |
| 2,3,4,5 | IN1–IN4 | High-impedance voltage monitor inputs; support fixed (3.3V/2.5V/1.8V/1.5V/1.2V) or adjustable (≥0.5V) thresholds |
| 6,7,10,11 | EN1–EN4 | Active-high enable controls; driving low forces corresponding OUTx low regardless of input voltage |
| 12,13,16,18 | OUT1–OUT4 | Push-pull outputs; drive high/low actively - no external pullup needed; sink capability up to 1mA @ VCC ≥ 4.5V |
| 8,9,23,24 | CDLY1–CDLY4 | Capacitor-adjustable delay inputs; 250nA current source charges external cap to 1V to trigger OUTx assertion |
| 17 | CRESET | Capacitor-adjustable reset timeout input; 500nA charge current sets timeout period (tRP = 35µs + 0.5V / 500nA × C) |
| 19 | MR | Active-low manual reset; internal 500nA pullup allows floating if unused; asserts RESET low immediately |
| 20 | TOL | Threshold tolerance select: GND = 5%, VCC = 10%; must not be left floating |
| 21,22 | TH0, TH1 | Logic-selectable threshold configuration inputs; 9 combinations define per-rail nominal thresholds (e.g., TH1=Low/TH0=Low → IN1=3.3V, IN2=2.5V, IN3=1.8V, IN4=1.5V) |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent supervision | Four fully isolated monitoring channels with individual EN_, OUT_, and CDLY_ - enables modular design and partial system resets |
| Logic-configurable thresholds | 9 selectable voltage thresholds per input via TH0/TH1 pins - eliminates external resistor networks for common rail combinations |
| Capacitor-timed sequencing | Four dedicated CDLY pins + CRESET allow precise, board-level tuning of power-up delays and reset hold times without firmware or external timers |
| Push-pull outputs | Eliminates external pullup resistors on OUT1–OUT4 and RESET - reduces BOM count and improves noise immunity in high-speed digital interfaces |
| Wide VCC range & temp grade | 2.2V–28V operation and -40°C to +125°C qualification support 12V/24V industrial, telecom, and server power domains |
Applications
| Server Power Sequencing | Industrial PLC Power Management |
|---|---|
Use Scenario: Coordinating startup of CPU core (1.2V), I/O (1.8V), memory (2.5V), and auxiliary (3.3V) rails in rack-mounted servers. IC Role / Device Role / Timing Role: Quad-voltage sequencer enforcing strict monotonic ramp order and inter-rail delay constraints before releasing processor reset. Use Value: Prevents latch-up and data corruption by ensuring 1.2V rail stabilizes before 1.8V, and both precede 2.5V/3.3V - enforced via independent CDLY1–CDLY4 capacitor values. |
Use Scenario: Managing redundant 24V DC inputs, isolated 5V logic, 3.3V FPGA core, and 1.2V DSP supply in programmable logic controllers. IC Role / Device Role / Timing Role: Fault-tolerant supervisor detecting undervoltage on any rail and asserting system-wide RESET within 35µs propagation delay. Use Value: Guarantees immediate shutdown on single-rail failure while supporting manual recovery via MR pin - critical for SIL-2 safety compliance. |
| Telecom Line Card Supervision | Storage System Power Control |
Use Scenario: Monitoring +12V backplane, +3.3V SerDes, +1.8V PHY, and -48V bias rails in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: High-voltage tolerant supervisor (INx accepts up to VCC+0.3V) with open-drain-compatible push-pull outputs interfacing to hot-swap controllers. Use Value: Push-pull RESET drives ASIC reset directly; 28V-tolerant OUTx outputs interface to enable pins of DC-DC regulators without level-shifting. |
Use Scenario: Controlling power sequencing for NVMe SSD controller (1.2V), DRAM buffer (1.5V), PCIe PHY (1.8V), and 3.3V I/O in enterprise storage enclosures. IC Role / Device Role / Timing Role: Sequencing supervisor with capacitor-adjustable delays ensuring DRAM initialization completes before PCIe link training begins. Use Value: CDLY3 (DRAM) set to 100ms and CDLY4 (PCIe) set to 150ms enforces hardware-enforced timing margin - no software dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16029TG+ | Same pinout and function but open-drain outputs (OUT1–OUT4, RESET); requires external pullups | Suitable where level translation to higher voltages (e.g., 12V enable lines) is needed | Select MAX16029TG+ only when interfacing to >VCC logic or legacy systems requiring open-drain signaling |
| TPS3808G33DBVR | Single-channel 3.3V supervisor (SOT-23-6); no sequencing, no multi-threshold logic, no CDLY/CRESET caps | Limited to basic reset generation - cannot replace quad-monitoring or sequencing functionality | Use only for point-of-load reset in non-sequenced subsystems; not a functional substitute for MAX16030TG+ |
Compared with MAX16029TG+, the MAX16030TG+ eliminates external pullups and simplifies layout; compared with TPS3808G33DBVR, it delivers full quad-rail coordination, capacitor-timed delays, and logic-configurable thresholds - making it irreplaceable in multivoltage sequencing designs.
Availability
MAX16030TG+ is available at Aetrix Electronics and suitable for server power sequencing, industrial PLC power management, and telecom line card supervision requiring stable component supply across extended temperature and long production lifecycles.
Supply support for MAX16030TG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX160xx family was designed specifically for multivoltage system supervision and sequencing - addressing the need for accurate, flexible, and capacitor-tunable timing in space-constrained server, storage, and telecom equipment.
FAQ
What is the function of the TH0 and TH1 pins on the MAX16030TG+?
The TH0 and TH1 pins on the MAX16030TG+ are logic-selectable threshold configuration inputs that determine the nominal voltage thresholds for IN1–IN4. With nine possible combinations (e.g., TH1=Low/TH0=Low selects 3.3V/2.5V/1.8V/1.5V), they eliminate the need for external resistor dividers in standard multirail systems. Each combination maps to specific fixed thresholds or enables adjustable mode (Adj), and the selection directly affects all four monitored inputs simultaneously per the datasheet Table 2.
Does the MAX16030TG+ support adjustable reset timeout, and how is it configured?
Yes, the MAX16030TG+ supports adjustable reset timeout via the CRESET pin. Connecting an external capacitor from CRESET to GND sets the timeout period using tRP = 35µs + (0.5V / 500nA) × CCRESET - for example, a 100nF capacitor yields ~100ms. Alternatively, tying CRESET to VCC enables the fixed 140ms minimum timeout. Leaving CRESET open results in internal propagation-delay-only reset assertion, which is not recommended for robust system reset behavior.
How does the MAX16030TG+ handle undervoltage lockout (UVLO) on its VCC supply?
The MAX16030TG+ incorporates an internal undervoltage lockout circuit that forces all outputs (OUT1–OUT4 and RESET) low when VCC falls below 1.9V (typical), with 50mV hysteresis. This ensures clean, glitch-free reset assertion during brownout conditions. The device remains functional down to VCC = 1.2V, and outputs retain correct state in that range - critical for graceful shutdown in industrial power systems with slow-falling rails.
Can the MAX16030TG+ monitor voltages below 1.0V, and what is the minimum supported threshold?
Yes, the MAX16030TG+ supports adjustable thresholds down to 0.5V (with ±1.5% accuracy over temperature) when configured in adjustable mode (e.g., TH1/TH0 = Open/Open). To monitor sub-1.0V rails like 0.85V GPU cores or 0.75V AI accelerators, a precision resistive divider is used at the INx pin, referenced to the internal 0.5V (TOL = GND) or 0.472V (TOL = VCC) threshold. Input leakage (<100nA) must be accounted for in divider design to maintain accuracy.
What is the purpose of the CDLY1–CDLY4 pins on the MAX16030TG+?
The CDLY1–CDLY4 pins on the MAX16030TG+ provide per-rail, capacitor-adjustable delay timing between input voltage crossing threshold and corresponding output assertion. Each pin sources a precise 250nA current to charge an external capacitor; when the capacitor voltage reaches 1.0V, the associated OUTx goes high. This enables hardware-defined sequencing delays (e.g., 50ms between 12V and 3.3V rails) without microcontroller intervention or complex timing circuits.
MAX16030TG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 9 Selectable Threshold Combinations
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 140ms/Adjustable Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TQFN (4x4)
MAX16030TG+ FAQ
1.How can I place an order for MAX16030TG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16030TG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16030TG+ reliable?
The price and inventory of MAX16030TG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16030TG+ is usually 5 days.
3.What payment methods are accepted for MAX16030TG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16030TG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16030TG+?
MAX16030TG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16030TG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16030TG+?
For technical support, including MAX16030TG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16030TG+ requirements.
6.How does Aetrix verify that MAX16030TG+ is sourced from the original manufacturer or authorized distributors?
All MAX16030TG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16030TG+ meets industry standards.
7.What is the process for return or replacement of MAX16030TG+?
All MAX16030TG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16030TG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16030TG+ part is unused and in its original packaging.
Return procedure for MAX16030TG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16030TG+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

