Analog Devices Inc./Maxim Integrated MAX16046ETN+
- Part No.:
- MAX16046ETN+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 56-WFQFN Exposed Pad
- Datasheet:
-
MAX16046ETN+.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 56TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,933
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX16046ETN+ from Maxim Integrated is a 12-channel EEPROM-configurable system manager IC that monitors, sequences, tracks, and margins multiple power supplies in high-reliability computing systems. It integrates a 1% accurate 10-bit ADC (80–100 µs full-cycle time), twelve 8-bit DAC outputs for voltage margining, and twelve sequencing/tracking outputs-including four with closed-loop tracking capability-enabling precise power-up/down control of complex multi-rail architectures in servers and storage systems.
For engineers reviewing the MAX16046ETN+ datasheet, MAX16046ETN+ pinout, MAX16046ETN+ application, or MAX16046ETN+ equivalent, this device delivers deterministic fault logging, I²C/JTAG configurability, nonvolatile threshold storage, and ±0.75% ADC total unadjusted error across –40°C to +85°C-critical for validating supply integrity during thermal stress and power-fail recovery testing.
Technical Context
The MAX16046ETN+ implements a dual-domain architecture: analog monitoring (12 MON_ inputs with programmable 1.4V/2.8V/5.6V ranges) and digital control (EEPROM-stored sequencing states, slew-rate registers, and fault response logic). Its internal DBP/ABP regulators power separate logic and analog blocks, enabling stable operation across its 3V–14V VCC range while maintaining <1% timing accuracy for RESET and watchdog timeouts.
It supports two independent fault management paths: real-time assertion of up to three configurable fault outputs, and nonvolatile EEPROM-based fault event logging with lock-bit protection. Closed-loop tracking on EN_OUT1–EN_OUT4 uses return-sense inputs (GPIO1–GPIO4) to regulate output voltage relative to reference rails, with 150mV differential stop ramp and 285–375mV fault threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 10-bit with ±0.75% total unadjusted error at 2.8V range-enables precise detection of ±14mV deviations on 3.3V rails. |
| DAC Outputs | Twelve 8-bit outputs, ±0.9 LSB INL, 0.4–0.8V range options-supports fine-grained margining of POL converters within ±1.2mV resolution. |
| Sequencing Channels | 12 fully configurable outputs (EN_OUT1–EN_OUT12), including 4 with closed-loop tracking-allows staggered enable/disable of CPU, memory, and I/O rails per JEDEC JESD8-12A. |
| Fault Logging | Nonvolatile EEPROM fault logger with lock bit-preserves first-failure data across power cycles for root-cause analysis without external memory. |
| Operating Temp | –40°C to +85°C ambient, validated across full range-ensures reliable sequencing behavior in server chassis hotspots and telecom equipment enclosures. |
| Interface | I²C (400kHz SMBus-compatible) and IEEE 1149.1 JTAG-enables in-system configuration and debug without dedicated programming hardware. |
| Package | 56-pin TQFN (8mm × 8mm, 0.5mm pitch)-supports high-density PCB layouts with θJA = 21°C/W for thermal-aware power management subsystems. |
Pinout & Package
MAX16046ETN+ is housed in a 56-pin, 8mm × 8mm, 0.5mm-pitch thin quad flat no-lead (TQFN) package with exposed pad (EP) internally connected to GND. Thermal resistance is θJA = 21°C/W (JEDEC JESD51-7, 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MON1–MON12 | Analog voltage monitor inputs | Accept 0–5.6V inputs; each configurable for 1.4V/2.8V/5.6V ADC range-directly interfaces with DC-DC feedback nodes or rail sense points. |
| DACOUT1–DACOUT12 | 8-bit DAC voltage outputs | Deliver 0–0.8V trim signals to POL converter margin pins; ±0.9 LSB INL ensures repeatable ±1.2mV adjustments at mid-scale. |
| EN_OUT1–EN_OUT12 | Configurable sequencing outputs | EN_OUT1–EN_OUT6 support charge-pump mode (VMONx + 5V); EN_OUT1–EN_OUT4 also accept GPIO return-sense for closed-loop tracking. |
| GPIO1–GPIO6 | Programmable I/O terminals | GPIO1–GPIO4 serve as tracking return sense inputs; GPIO5/GPIO6 configurable as WDI/WDO; all EEPROM-mapped for flexible fault/reset/margin roles. |
| SCL/SDA, TCK/TMS/TDI/TDO | Serial configuration interfaces | I²C and JTAG ports share no pins; allow concurrent firmware update (I²C) and boundary-scan test (JTAG) without signal contention. |
| VCC, DBP, ABP, GND, EP | Power and ground domains | VCC (3–14V), DBP (2.7V digital regulator), ABP (2.85V analog regulator), and EP (thermal sink + GND)-require separate 1µF/10µF ceramic bypassing per domain. |
Key Features
| Feature | Design Value |
|---|---|
| 12-channel monitoring with triple limit per input | Each MON_ supports independent upper/low/selectable limit comparison-enables simultaneous overvoltage, undervoltage, and window-fault detection per rail. |
| EEPROM-configurable sequencing timing | Delay registers with ±5% internal timing accuracy-eliminates external RC timing components and enables field-updatable power-on reset sequences. |
| Closed-loop tracking on 4 channels | Uses GPIO return-sense inputs to maintain output-to-reference ratio within 150mV differential-replaces discrete op-amp tracking circuits in multi-phase POL designs. |
| Nonvolatile fault event logger | Stores timestamped fault type, channel, and voltage reading in protected EEPROM-provides forensic data after unexpected shutdown without host processor involvement. |
| I²C with timeout and JTAG dual interface | Independent serial buses allow secure configuration (I²C) and production test (JTAG) without shared pins or protocol conflicts. |
| 100-byte user EEPROM | Stores custom calibration offsets, board-specific thresholds, or OEM branding-accessible via I²C without affecting system manager configuration registers. |
Applications
| Server Power Management | Storage System Sequencing |
|---|---|
Use Scenario: Coordinating power-up of CPU core, SoC I/O, memory, and PCIe switch rails in 2U rack servers with strict JEDEC timing requirements. IC Role / Device Role / Timing Role: Primary system manager executing EEPROM-stored sequence state machine with microsecond-resolution delays and fault-dependent branch logic. Use Value: Eliminates need for FPGA-based sequencers; reduces BOM cost by 35% while guaranteeing <100µs inter-rail delay accuracy across temperature. |
Use Scenario: Managing 12V backplane, 5V SAS controller, 3.3V NVMe drive rails, and 1.8V buffer supplies in enterprise SSD enclosures. IC Role / Device Role / Timing Role: Voltage supervisor and margining controller-monitors all rails, adjusts POL outputs via DACs during burn-in, and logs undervoltage events during thermal cycling. Use Value: Enables automated margin validation at volume production; fault log provides traceable evidence for AEC-Q200 qualification reports. |
| Networking Equipment Monitoring | Workstation GPU Power Control |
Use Scenario: Supervising dual 12V/54V PoE++ power inputs, 3.3V PHY, 1.2V SerDes, and 0.85V DSP rails in carrier-grade switches. IC Role / Device Role / Timing Role: Fault-aggregating hub-asserts single system FAULT# signal when any monitored rail violates limits, while storing root-cause channel ID in EEPROM. Use Value: Reduces system-level fault diagnosis time from hours to seconds via readback of locked fault register contents. |
Use Scenario: Controlling power sequencing and dynamic voltage scaling for discrete GPU modules with 12V auxiliary, 1.05V core, and 1.8V memory rails. IC Role / Device Role / Timing Role: Margining engine-uses DACOUTs to inject ±3% voltage offsets during GPU stress testing while tracking output compliance via GPIO-sensed feedback. Use Value: Replaces manual bench instrumentation; achieves ±1.2mV margin resolution repeatability across 1000+ test cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar system management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX16048ETN+ | 8-channel version (vs. 12); identical pinout, package, and feature set except reduced MON_/DAC/EN_OUT count. | Suitable for compact designs with ≤8 rails; shares same EEPROM structure and configuration tools. | Select MAX16048ETN+ when board space or rail count permits reduction-no layout change required, but firmware must disable unused channels. |
| TPS40400RHLR | 6-channel PMBus system manager; lacks EEPROM fault logging, closed-loop tracking, and JTAG interface. | Targets cost-sensitive industrial PLCs-not qualified for server-grade reliability or fault forensics. | Choose TPS40400RHLR only for non-critical applications where I²C-only config and no fault retention are acceptable trade-offs. |
Compared with MAX16046ETN+, MAX16048ETN+ offers identical functionality at lower channel count (reducing design complexity), while TPS40400RHLR sacrifices fault logging and tracking capability for lower unit cost-making MAX16046ETN+ the sole option for applications requiring post-failure diagnostics and precision rail coordination.
Availability
MAX16046ETN+ is available at Aetrix Electronics and suitable for servers, storage systems, and networking equipment requiring stable component supply, long-term lifecycle support, and guaranteed -40°C to +85°C operation.
Supply support for MAX16046ETN+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for demanding industrial, communications, and computing applications.
The MAX16046ETN+ belongs to Maxim's system management product line, engineered specifically for high-availability computing platforms requiring deterministic power sequencing, nonvolatile fault capture, and field-upgradable configuration without host processor dependency.
FAQ
What is the primary function of the MAX16046ETN+ in a server motherboard?
The MAX16046ETN+ serves as the central power management controller, performing real-time monitoring of 12 voltage rails, executing EEPROM-programmed power-up/power-down sequences with microsecond timing accuracy, adjusting POL converter outputs via its twelve 8-bit DACs, and logging fault events to nonvolatile memory. Its closed-loop tracking capability on four channels ensures precise regulation of critical rails like CPU core and memory during dynamic load transitions-making MAX16046ETN+ essential for meeting JEDEC JESD8-12A compliance in modern server platforms.
Does the MAX16046ETN+ support both I²C and JTAG interfaces simultaneously?
Yes, the MAX16046ETN+ integrates fully independent I²C (SMBus-compatible) and IEEE 1149.1 JTAG interfaces with no shared pins or functional overlap. This allows concurrent use: I²C for runtime configuration and telemetry readback during system operation, and JTAG for boundary-scan testing, firmware validation, and manufacturing debug-without interrupting normal power management functions. Both interfaces operate across the full –40°C to +85°C temperature range and support standard protocols without external level-shifting.
How does the fault logging feature of the MAX16046ETN+ work during an unexpected power loss?
The MAX16046ETN+ fault logger captures the first detected fault-including channel number, fault type (OV/UV), timestamp, and measured voltage-into internal EEPROM before power collapse. A hardware lock bit automatically engages to prevent accidental overwrite, preserving forensic data across subsequent power cycles. This occurs autonomously without host processor intervention, enabling root-cause analysis even after catastrophic failures. The logged data remains accessible via I²C or JTAG after power restoration, and MAX16046ETN+ retains full functionality for subsequent fault events.
Can the MAX16046ETN+ perform closed-loop tracking without external components?
Yes, the MAX16046ETN+ implements closed-loop tracking natively on EN_OUT1–EN_OUT4 using GPIO1–GPIO4 as return-sense inputs-requiring only external MOSFETs and feedback resistors per channel. Its internal tracking comparator continuously compares the sensed output voltage against the reference rail, adjusting the EN_OUT gate drive to maintain a fixed differential within 150mV. No external op-amps, comparators, or compensation networks are needed, reducing solution size and improving stability versus discrete implementations.
What is the accuracy specification of the MAX16046ETN+ ADC over temperature?
The MAX16046ETN+ ADC maintains ±0.75% total unadjusted error (TUE) over the full –40°C to +85°C operating range when configured for the 2.8V input range, as verified in production testing. This includes contributions from gain, offset, and quantization errors. At +25°C, typical TUE is ±0.65%, and normalized threshold drift is less than ±0.5% across temperature-ensuring reliable detection of ±14mV deviations on 3.3V rails even under thermal stress, which is critical for validating supply integrity in server and telecom applications.
MAX16046ETN+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 56-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- System Manager
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain, Push-Pull
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-TQFN (8x8)
MAX16046ETN+ FAQ
1.How can I place an order for MAX16046ETN+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX16046ETN+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX16046ETN+ reliable?
The price and inventory of MAX16046ETN+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX16046ETN+ is usually 5 days.
3.What payment methods are accepted for MAX16046ETN+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX16046ETN+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX16046ETN+?
MAX16046ETN+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX16046ETN+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX16046ETN+?
For technical support, including MAX16046ETN+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX16046ETN+ requirements.
6.How does Aetrix verify that MAX16046ETN+ is sourced from the original manufacturer or authorized distributors?
All MAX16046ETN+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX16046ETN+ meets industry standards.
7.What is the process for return or replacement of MAX16046ETN+?
All MAX16046ETN+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX16046ETN+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX16046ETN+ part is unused and in its original packaging.
Return procedure for MAX16046ETN+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX16046ETN+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

