Analog Devices Inc./Maxim Integrated MAX1664CUP
- Part No.:
- MAX1664CUP
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MAX1664CUP.pdf
- Description:
- IC REG CONV LCD 3OUT 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX1664CUP from Maxim Integrated is a highly integrated power management IC for active-matrix TFT-LCD panels, combining a PWM boost converter (DC-DC 1), dual-output PFM converter (DC-DC 2: +28V / –10V), LCD backplane driver (0.35Ω), and phase-locked loop synchronized to BPCLK. It operates from +2.8V to +5.5V input, delivers up to 500mA load current, and features 1MHz nominal switching frequency with ultra-low-noise operation in compact LCD module designs.
For engineers reviewing the MAX1664CUP datasheet, MAX1664CUP pinout, MAX1664CUP application, or MAX1664CUP equivalent, this page provides verified technical context, exact pin functions, confirmed output voltage adjustability (+5.5V / +28V / –10V), real-world efficiency curves, and validated alternative options for AMLCD power supply design.
Technical Context
The MAX1664CUP implements a current-mode PWM architecture for DC-DC 1 (LX1 switch, 0.25Ω typical RON) and a synchronized fixed-on-time PFM architecture for DC-DC 2 (LX2P/LX2N switches, 0.9Ω typical RON each), enabling independent regulation of positive and negative outputs using a single inductor. Its on-chip PLL locks both converter frequencies to the backplane clock (20–72kHz), with selectable multiplication ratios (16×/24×/32×) yielding 640–1152kHz for DC-DC 1 and 320–576kHz for DC-DC 2.
Startup sequencing is controlled internally: VREF must reach 90% before enabling DC-DC 1; VOUT2– activates only after VOUT1 regulation; VOUT2+ remains at 0V until VOUT2– reaches 90% of target. The open-drain RDY pin asserts high-impedance when all three outputs (VOUT1, VOUT2+, VOUT2–) are within ±10% of regulation, confirming system readiness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | +2.8V to +5.5V - supports direct connection to common logic supplies (3.3V, 5V) without external regulators. |
| DC-DC 1 Output Range | +VIN to +5.5V - adjustable via FB1 feedback divider; minimum output equals input voltage, enabling efficient low-drop applications. |
| DC-DC 2 Outputs | +28V (positive) and –10V (negative) - independently adjustable; –20V achievable with external charge-pump components. |
| Switching Frequency | 640–1152kHz (DC-DC 1), 320–576kHz (DC-DC 2) - phase-locked to BPCLK, eliminating beat frequencies and reducing EMI filtering burden. |
| Backplane Driver RON | 0.35Ω typical - enables fast, low-loss level translation of BPCLK to BPVDD/BPVSS rails for driving large capacitive LCD backplanes. |
| Shutdown Current | 1µA - ensures minimal battery drain in portable LCD devices during sleep mode. |
| Operating Temperature | 0°C to +70°C - qualified for commercial-grade LCD modules and industrial display panels. |
Pinout & Package
MAX1664CUP is supplied in a 20-pin TSSOP package (1.1mm height), optimized for space-constrained LCD module layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN | Logic-level shutdown control | Drives low to disable all converters and backplane driver; high or tied to IN for normal operation; 1µA shutdown current. |
| 2 RDY | Open-drain power-ready indicator | Becomes high-impedance when VOUT1, VOUT2+, and VOUT2– are all within ±10% of regulation - used for system boot sequencing. |
| 3 FB1 | Feedback input for DC-DC 1 | Regulates to 1.25V; sets VOUT1 = 1.25V × (1 + R1/R2); supports adjustment from VIN to +5.5V. |
| 4 REF | Internal 1.25V reference output | Stable 1.25V source; requires 0.22µF bypass capacitor to GND; can source up to 50µA for external biasing. |
| 5 IN | Main input supply (2.8V–5.5V) | Primary power path for DC-DC 1 and internal circuitry; connects to logic supply rail. |
| 6 FB2+ | Positive output feedback (DC-DC 2) | Regulates to 1.25V; sets VOUT2+ = 1.25V × (1 + R7/R8); supports +VIN to +28V range. |
| 7 FB2– | Negative output feedback (DC-DC 2) | Regulates to 0V; sets VOUT2– = –1.25V × (R6/R5); supports 0V to –10V (–20V with added components). |
| 8 GND | Analog ground reference | Common return for REF, FB1, FB2+, FB2–; must be connected to PGND1 and PGND2 for stable regulation. |
| 9 BPVSS | Backplane driver negative supply | Typically connected to PGND1; may be tied to separate negative rail; supports –3V to 0V range. |
| 10 BPDRV | Backplane driver output | Level-translates BPCLK to BPVDD/BPVSS; 0.35Ω typical RON; 50ns typical propagation delay. |
| 11 BPVDD | Backplane driver positive supply | Typically connected to VOUT1; supports 2.5V to 5.5V; powers high-side switch of backplane driver. |
| 12 BPCLK | Backplane clock input | Accepts 20–72kHz square wave; drives PLL; input hysteresis ensures noise immunity. |
| 13 PGND1 | Power ground 1 | Source node for LX1 N-channel MOSFET; must be low-inductance connection to minimize switching noise. |
| 14 INP | DC-DC 2 input supply | Source for LX2P P-channel MOSFET; typically tied to IN; supports same 2.8V–5.5V range. |
| 15 LX2P | Drain of internal P-channel MOSFET | Switches between INP and PGND2; 0.9Ω typical RON; handles up to ±750mA peak current. |
| 16 LX2N | Drain of internal N-channel MOSFET | Switches between PGND2 and VOUT2–; 0.9Ω typical RON; complements LX2P in PFM cycle. |
| 17 PGND2 | Power ground 2 | Source node for LX2N N-channel MOSFET; connect to PGND1 and GND for low-impedance return path. |
| 18 PLCC | PLL compensation node | Connects external RC network (100kΩ + 22nF) to stabilize VCO control loop; critical for lock stability. |
| 19 LX1 | Drain of internal N-channel MOSFET | Boost switch for DC-DC 1; 0.25Ω typical RON; supports up to 1.2A peak current. |
| 20 FPLL | PLL frequency select | Strapped to GND/REF/IN to set 32×/24×/16× multiplication ratio - determines DC-DC 1/2 operating frequencies. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-output integration | Combines boost converter, dual-output PFM converter, and backplane driver in one 20-pin TSSOP - eliminates 3–4 discrete ICs and reduces BOM count by >60%. |
| Phase-locked switching | Synchronizes all converter clocks to BPCLK (20–72kHz), eliminating subharmonic interference and enabling use of ceramic capacitors without EMI filters. |
| Adjustable negative output | VOUT2– programmable from 0V to –10V (–20V with external charge pump), meeting diverse TFT gate-off voltage requirements across panel generations. |
| Low-profile component support | 1MHz switching allows 2–5µH inductors and ceramic capacitors - enables <1.1mm total height in slim LCD modules. |
| Controlled startup sequence | Guarantees VOUT1 regulates first, then VOUT2–, then VOUT2+, preventing latch-up and ensuring proper TFT gate bias sequencing. |
Applications
| Portable LCD Modules | Industrial LCD Panels |
|---|---|
|
Use Scenario: Powering small-format TFT-LCDs in handheld medical devices, barcode scanners, and portable test equipment where board space and battery life are critical. IC Role / Device Role / Timing Role: Provides regulated +5.5V (gate-on), –10V (gate-off), and backplane drive synchronized to 30kHz BPCLK - enabling full grayscale video with minimal ripple. Use Value: 1µA shutdown current extends battery runtime; 1.1mm TSSOP fits tight mechanical envelopes; phase-locking eliminates need for EMI shielding. |
Use Scenario: Driving 7–10 inch industrial LCD panels in HMI terminals, factory automation displays, and outdoor kiosks requiring wide temperature operation and high reliability. IC Role / Device Role / Timing Role: Generates stable +28V and –10V gate drivers while synchronizing to variable BPCLK (20–72kHz) across different panel models - simplifying firmware adaptation. Use Value: Independent DC-DC 2 outputs allow full-load operation on one rail while the other is idle; RDY signal enables safe processor wake-up after power stabilization. |
| Automotive Infotainment Displays | Consumer Electronics LCDs |
|
Use Scenario: Supplying TFT-LCDs in automotive dashboards and center consoles where input voltage varies from 3.3V (sleep mode) to 5.5V (run mode) and EMI must meet CISPR-25 Class 5. IC Role / Device Role / Timing Role: Delivers low-noise +5.5V and –10V outputs locked to BPCLK - suppressing conducted emissions at fundamental and harmonic frequencies. Use Value: 1MHz switching shifts noise spectrum above AM band; ceramic capacitor compatibility avoids tantalum reliability concerns in automotive thermal cycling. |
Use Scenario: Powering cost-sensitive LCD modules in smart thermostats, home appliances, and point-of-sale terminals where BOM cost and assembly yield are key. IC Role / Device Role / Timing Role: Integrates three power rails and backplane driver into single IC - reducing PCB layers, test points, and assembly steps versus discrete solutions. Use Value: Adjustable outputs eliminate need for multiple SKUs; 0.25Ω LX1 RON improves efficiency at 250mA loads; TSSOP is compatible with standard reflow processes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar AMLCD power supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1665CUP | Same pinout and function, but rated for –40°C to +85°C industrial temperature range; identical electrical specs except wider temp qualification. | Required for automotive or extended-temperature industrial displays; not suitable for cost-sensitive commercial modules where 0°C–70°C suffices. | Select MAX1665CUP only if operating ambient exceeds +70°C or drops below 0°C; otherwise MAX1664CUP offers lower cost and same performance. |
| TPS65105PWPR | TI device with +5.5V/+28V/–10V outputs, but uses asynchronous PFM (no PLL); no backplane driver; 24-pin HTSSOP package. | Lacks BPCLK synchronization and integrated backplane driver - requires external MOSFETs and timing coordination, increasing layout complexity and EMI risk. | Choose TPS65105PWPR only if BPCLK sync is unnecessary and external driver implementation is acceptable; MAX1664CUP provides tighter integration and lower system noise. |
Compared with MAX1665CUP, the MAX1664CUP trades extended temperature rating for lower unit cost in commercial applications; compared with TPS65105PWPR, it delivers superior noise performance and reduced bill-of-materials through on-chip PLL synchronization and integrated backplane driver.
Availability
MAX1664CUP is available at Aetrix Electronics and suitable for portable LCD modules, industrial HMI panels, automotive infotainment displays, and consumer electronics requiring stable, low-noise AMLCD power supply solutions with minimal external components.
Supply support for MAX1664CUP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for demanding applications including industrial, automotive, and consumer electronics.
The MAX1664CUP belongs to Maxim's AMLCD power supply product line, designed specifically to integrate TFT-LCD panel power generation, gate driver biasing, and backplane timing into a single compact solution - reducing design time and improving display system reliability.
FAQ
What is the maximum load current supported by the MAX1664CUP's DC-DC 1 output?
The MAX1664CUP's DC-DC 1 output supports up to 500mA continuous load current, as confirmed by the Electrical Characteristics table under "Load Currents Up to 500mA" and validated by efficiency curves showing stable operation at 500mA across input voltages. This rating applies with proper thermal design and recommended 3.3µH inductor (IL1 ≤ 700mA peak). Exceeding this current risks overtemperature shutdown or regulation loss.
Can the MAX1664CUP generate –20V on its negative output without external components?
No, the MAX1664CUP cannot generate –20V on its negative output without external components. Its native VOUT2– range is 0V to –10V, as specified in the General Description and Electrical Characteristics. Achieving –20V requires adding an external inverting charge-pump stage, as detailed in the Applications Information section (Figure 6), which uses additional diodes, capacitors, and careful layout to double the negative voltage magnitude.
How does the MAX1664CUP synchronize its switching frequencies to the backplane clock?
The MAX1664CUP uses an on-chip phase-locked loop (PLL) that multiplies the BPCLK input frequency by 16×, 24×, or 32× (selected via FPLL pin strapping) to generate precise switching clocks for DC-DC 1 and DC-DC 2. This synchronization eliminates beat frequencies and subharmonics, enabling low-EMI operation with ceramic output capacitors. The PLL maintains lock even during brief BPCLK dropouts of more than two cycles.
What is the purpose of the RDY pin on the MAX1664CUP, and how is it used in system design?
The RDY pin on the MAX1664CUP is an open-drain output that signals when all three regulated outputs (VOUT1, VOUT2+, VOUT2–) are within ±10% of their target voltages. In system design, RDY is pulled up externally (e.g., to 3.3V) and connected to a microcontroller's GPIO or reset controller to delay processor initialization until power rails are fully stabilized - preventing erratic behavior during LCD panel power-up.
Does the MAX1664CUP require external MOSFETs for its backplane driver function?
No, the MAX1664CUP does not require external MOSFETs for its backplane driver function. It integrates a complementary N-channel/P-channel pair with 0.35Ω typical on-resistance directly on-die, capable of driving BPCLK-level signals to BPVDD/BPVSS rails. The driver accepts logic-level BPCLK input and outputs high-current transitions to the LCD backplane, eliminating the need for discrete level-shifting transistors or gate drivers.
MAX1664CUP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Converter, LCD
- Voltage - Input:
- 2.8V ~ 5.5V
- Number of Outputs:
- 3
- Voltage - Output:
- Adjustable
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
MAX1664CUP FAQ
1.How can I place an order for MAX1664CUP through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX1664CUP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX1664CUP reliable?
The price and inventory of MAX1664CUP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX1664CUP is usually 5 days.
3.What payment methods are accepted for MAX1664CUP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX1664CUP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX1664CUP?
MAX1664CUP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX1664CUP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX1664CUP?
For technical support, including MAX1664CUP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX1664CUP requirements.
6.How does Aetrix verify that MAX1664CUP is sourced from the original manufacturer or authorized distributors?
All MAX1664CUP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX1664CUP meets industry standards.
7.What is the process for return or replacement of MAX1664CUP?
All MAX1664CUP units undergo pre-shipment inspection (PSI). If there is an issue with MAX1664CUP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX1664CUP part is unused and in its original packaging.
Return procedure for MAX1664CUP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX1664CUP Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

