Analog Devices Inc./Maxim Integrated MAX1741EUB+T
- Part No.:
- MAX1741EUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Specialized
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX1741EUB+T.pdf
- Description:
- IC INTERFACE SPECIALIZED 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:4,340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX1741EUB+T from Maxim Integrated is a SIM/smart card level translator IC integrating two unidirectional level shifters (for CLK and RST), one bidirectional level shifter (for DATA/IO), ±10kV HBM ESD protection on all card-contact pins, and a system-side data driver (DDRV) for controllers lacking open-drain outputs. It operates with DVCC = +1.425V to +5.5V (controller side) and VCC = +2.25V to +5.5V (card side), drawing ≤2.5µA quiescent current, and is used in GSM cellular handsets and smart card readers.
For engineers reviewing the MAX1741EUB+T datasheet, MAX1741EUB+T pinout, MAX1741EUB+T application, or MAX1741EUB+T equivalent, key selection criteria include bidirectional data translation capability with DDRV support, ultra-low shutdown current (0.01µA), 10-pin µMAX package height (1.09mm), GSM 11.11/11.12 compliance, and compatibility with 1.425V–5.5V logic supply ranges.
Technical Context
The MAX1741EUB+T implements voltage-level translation between asymmetric power domains: controller-side DVCC (1.425V–5.5V) and card-side VCC (2.25V–5.5V), supporting both DVCC ≥ VCC and DVCC ≤ VCC configurations. Its internal architecture includes dedicated transfer gates for CIN→CLK and RIN→RST unidirectional paths, plus a bidirectional DATA↔IO path with integrated 20kΩ pull-up to DVCC and 10kΩ pull-up to VCC.
Unlike the MAX1740, the MAX1741EUB+T features DDRV - a dedicated system-side data input enabling push-pull microcontrollers to drive the card-side IO without external components. During shutdown (triggered by DVCC = GND, VCC = GND, or DDRV = GND), CLK, RST, and IO are actively pulled low, and internal pull-ups are disconnected to prevent leakage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DVCC Range | +1.425V to +5.5V - supports low-voltage controllers (e.g., 1.8V ASICs) and legacy 5V systems without level-shifting overhead. |
| VCC Range | +2.25V to +5.5V - covers full SIM/smart card voltage requirements (3V and 5V cards) and 2.7V–3.6V mobile SoCs. |
| Max CLK Frequency | 5MHz at VCC = 2.7V–5.5V - meets ISO/IEC 7816-3 T=0/T=1 timing for smart card communication up to 5MHz clock rates. |
| Total Quiescent Current | 2.5µA max - enables always-on SIM interface operation in battery-constrained handheld devices with negligible standby drain. |
| Shutdown Current | 0.01µA - ensures near-zero power during SIM insertion/removal or system sleep, critical for meeting GSM hot-swap safety requirements. |
| ESD Protection | ±10kV HBM on CLK, RST, IO, VCC, GND - satisfies IEC 61000-4-2 Level 4 and GSM 11.11/11.12 card-socket robustness mandates. |
| Package | 10-pin µMAX (3mm × 3mm × 1.09mm) - half the footprint of 8-pin SO, enabling compact PCB layout in space-constrained mobile modules. |
Pinout & Package
MAX1741EUB+T uses a 10-pin µMAX package (3mm × 3mm, 1.09mm height), no exposed pad, RoHS-compliant, and rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - DATA | Controller-side bidirectional I/O | Open-drain I/O with 20kΩ internal pull-up to DVCC; connects to controller's open-drain DATA line or receives DDRV-driven output. |
| 2 - IO | Card-side bidirectional I/O | Open-drain I/O with 10kΩ internal pull-up to VCC; interfaces directly to SIM/smart card I/O pin per ISO/IEC 7816-3. |
| 3 - VCC | Card-side supply input | Provides power to card-side circuitry; must be bypassed with ≥1µF capacitor to meet ±10kV ESD performance. |
| 4 - CLK | Card-side clock output | Unidirectional level-shifted output driven from CIN; actively pulled low during shutdown to prevent card misbehavior. |
| 5 - RST | Card-side reset output | Unidirectional level-shifted output driven from RIN; actively pulled low during shutdown to ensure safe card reset state. |
| 6 - GND | System ground reference | Common return for both controller and card domains; must be low-impedance to maintain ESD path integrity. |
| 7 - CIN | Controller clock input | Accepts controller's clock signal (0–DVCC); drives CLK after level translation; 5ns rise/fall time compatible. |
| 8 - RIN | Controller reset input | Accepts controller's reset signal (0–DVCC); drives RST after level translation; supports active-low assertion. |
| 9 - DVCC | Controller-side supply input | Power for internal logic and DATA pull-up; bypassing required to stabilize level-shifting accuracy across DVCC range. |
| 10 - DDRV | Controller data driver input | Enables push-pull controllers to drive IO; when asserted, overrides DATA direction and sources current to IO via internal driver. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional DATA/IO translation with DDRV support | Eliminates need for external MOSFET or buffer when interfacing with non-open-drain microcontrollers (e.g., ARM Cortex-M series). |
| Asymmetric voltage domain operation (DVCC ≤ VCC or DVCC ≥ VCC) | Permits direct use with 1.8V controllers driving 3V/5V SIM cards or 3.3V controllers driving 1.8V eSIMs without external biasing. |
| Active low-level shutdown with automatic pin control | Guarantees CLK/RST/IO remain at GND during SIM insertion/removal, satisfying GSM 11.11 mechanical safety sequencing. |
| Integrated 20kΩ DATA pull-up and 10kΩ IO pull-up | Reduces BOM count by removing two external resistors while maintaining ISO/IEC 7816-3 pull-up compliance (10kΩ–50kΩ). |
| GSM 11.11/11.12 compliance | Validated for use in certified GSM handsets and smart card readers requiring conformance to ETSI TS 102 221 and TS 102 222. |
Applications
| GSM Cellular Handset SIM Interface | Smart Card Reader Module |
|---|---|
|
Use Scenario: Interfacing baseband processor (1.8V DVCC) to 3V or 5V SIM card in mobile phone design. IC Role / Device Role / Timing Role: Level translator for CLK, RST, and bidirectional I/O; provides DDRV-driven data output for non-open-drain processors. Use Value: Enables single-chip SIM interface with <2.5µA idle current, eliminating discrete FETs and reducing PCB area by >30% vs. discrete solutions. |
Use Scenario: Integrating ISO 7816-compliant smart card socket into portable payment terminal or ID reader. IC Role / Device Role / Timing Role: Voltage translator and ESD protector for card-contact signals; ensures safe hot-plug operation per GSM 11.12. Use Value: Delivers ±10kV HBM ESD protection on all five card-contact pins (CLK, RST, IO, VCC, GND), removing need for external TVS arrays. |
| SPI/QSPI Level Translation | eSIM Interface in Wearables |
|
Use Scenario: Bridging 3.3V host MCU to 1.8V SPI flash or sensor in industrial control module. IC Role / Device Role / Timing Role: Unidirectional CLK/RST translation and bidirectional DATA translation; supports up to 5MHz clock rate. Use Value: Maintains signal integrity across voltage domains without timing skew; internal pull-ups eliminate external bias resistors. |
Use Scenario: Connecting application processor (1.2V DVCC) to embedded SIM (1.8V VCC) in ultra-thin smartwatch. IC Role / Device Role / Timing Role: Low-profile level translator (1.09mm height) with 0.01µA shutdown current for battery longevity. Use Value: Enables reliable eSIM operation in space-constrained wearables while meeting 10-year shelf-life standby current targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SIM/smart card level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1740EUB+T | Lacks DDRV input; uses SHDN for shutdown control instead of DDRV-triggered shutdown; identical pinout and level-shifting core. | Requires external open-drain driver or software-controlled SHDN for SIM hot-swap; not suitable for push-pull-only controllers. | Select MAX1740EUB+T only if system uses open-drain GPIOs and does not require DDRV-driven data transmission. |
| MAX3232ESE+ | RS-232 transceiver with ±15kV ESD, no SIM-specific level-shifting architecture, no DDRV, no shutdown mode, different pinout and function set. | Designed for serial UART lines, not ISO/IEC 7816 smart card protocols; lacks bidirectional DATA/IO path and GSM compliance validation. | Not a functional alternative; consider only if redesigning interface to RS-232 and abandoning SIM standard compliance. |
Compared with MAX1740EUB+T, the MAX1741EUB+T adds DDRV-driven data output for push-pull controllers but shares identical package, ESD rating, and shutdown behavior. Neither part is pin-compatible with MAX3232ESE+, which serves a fundamentally different interface protocol and voltage domain.
Availability
MAX1741EUB+T is available at Aetrix Electronics and suitable for GSM handset design, smart card reader manufacturing, and wearable eSIM integration requiring stable component supply, long-lifecycle availability, and traceable sourcing.
Supply support for MAX1741EUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The MAX1741EUB+T belongs to Maxim's SIM/smart card interface product line, engineered specifically to simplify compliant, low-power, space-efficient SIM card connectivity in mobile and portable electronics.
FAQ
What is the primary function of the MAX1741EUB+T in a SIM card interface?
The MAX1741EUB+T serves as a dedicated level translator between asymmetric voltage domains: it shifts controller-side signals (DVCC = 1.425V–5.5V) to card-side levels (VCC = 2.25V–5.5V) for CLK, RST, and bidirectional DATA/IO. Its integrated DDRV input allows push-pull microcontrollers to drive the SIM card's IO line without external components, making the MAX1741EUB+T essential for compact, low-power GSM handset and eSIM designs.
How does the MAX1741EUB+T handle shutdown during SIM card insertion or removal?
The MAX1741EUB+T enters shutdown when DVCC = GND, VCC = GND, or DDRV = GND - automatically pulling CLK, RST, and IO low to meet GSM 11.11 mechanical safety requirements. In this state, total supply current drops to 0.01µA, and internal pull-up resistors disconnect to prevent current leakage into the card socket. This behavior ensures safe hot-swap operation without external sequencing circuitry.
Can the MAX1741EUB+T operate with DVCC lower than VCC, such as 1.8V controller driving a 3V SIM card?
Yes, the MAX1741EUB+T explicitly supports DVCC ≤ VCC operation - including 1.8V DVCC driving 3V VCC - without external biasing or level-shifting components. Its transfer-gate architecture maintains valid logic thresholds (VIL = 0.2·DVCC, VIH = 0.7·DVCC) and output drive strength (VOL ≤ 0.4V, VOH ≥ 0.8·VCC) across the full specified range, enabling direct use in modern low-voltage mobile SoC designs interfacing to legacy 3V/5V SIM cards.
What is the role of the DDRV pin on the MAX1741EUB+T, and how does it differ from the MAX1740EUB+T?
The DDRV pin on the MAX1741EUB+T is a dedicated system-side data input that enables push-pull microcontrollers (e.g., most ARM Cortex-M MCUs) to drive the SIM card's IO line without requiring open-drain configuration. When DDRV is asserted, it overrides the DATA pin's direction and sources current to IO via an internal driver. The MAX1740EUB+T lacks DDRV and instead uses SHDN for shutdown control, making it unsuitable for systems without open-drain GPIOs.
Does the MAX1741EUB+T meet GSM certification requirements for SIM card interfaces?
Yes, the MAX1741EUB+T is explicitly designed and validated to comply with GSM test specifications 11.11 and 11.12, covering mechanical safety (hot-swap sequencing), electrical characteristics (voltage levels, timing), and ESD robustness (±10kV HBM on CLK, RST, IO, VCC, GND). This compliance is documented in Maxim's official datasheet and enables direct use in certified GSM handsets and smart card readers without additional qualification testing.
MAX1741EUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Smart Card
- Interface:
- MICROWIRE™, QSPI™, Serial, SPI™
- Voltage - Supply:
- 1.43V ~ 5.5V, 2.25V ~ 5.5V
- Supplier Device Package:
- 10-uMAX/uSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
MAX1741EUB+T FAQ
1.How can I place an order for MAX1741EUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX1741EUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX1741EUB+T reliable?
The price and inventory of MAX1741EUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX1741EUB+T is usually 5 days.
3.What payment methods are accepted for MAX1741EUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX1741EUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX1741EUB+T?
MAX1741EUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX1741EUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX1741EUB+T?
For technical support, including MAX1741EUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX1741EUB+T requirements.
6.How does Aetrix verify that MAX1741EUB+T is sourced from the original manufacturer or authorized distributors?
All MAX1741EUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX1741EUB+T meets industry standards.
7.What is the process for return or replacement of MAX1741EUB+T?
All MAX1741EUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX1741EUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX1741EUB+T part is unused and in its original packaging.
Return procedure for MAX1741EUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX1741EUB+T Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

