Analog Devices Inc./Maxim Integrated MAX17521ATG+T
- Part No.:
- MAX17521ATG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
MAX17521ATG+T.pdf
- Description:
- IC REG BUCK ADJ 1A DL 24TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX17521ATG+T from Maxim Integrated is a dual-output, synchronous step-down DC-DC converter with integrated high-side pMOS and low-side nMOS FETs, operating from 4.5V to 60V input and delivering up to 1A per output. It features peak-current-mode control, ±1.7% feedback regulation accuracy over –40°C to +125°C, and pin-selectable 300kHz or 560kHz switching frequency. It is used in industrial CPU/FPGA point-of-load power supplies requiring robust hiccup-mode overload protection and monotonic startup into prebiased loads.
For engineers reviewing the MAX17521ATG+T datasheet, MAX17521ATG+T pinout, MAX17521ATG+T application, or MAX17521ATG+T equivalent, key selection considerations include dual independent EN/UVLO and soft-start pins, per-output RESET monitoring with 92.5%/95.5% thresholds, PFM/PWM mode selection via MODE pins, and thermal shutdown at +165°C with 10°C hysteresis.
Technical Context
The MAX17521ATG+T implements peak-current-mode control with internal transconductance error amplifiers (GM = 510–650 µS) and slope compensation for stable loop response. Each channel uses independent current-sense transresistance (RCS = 0.455–0.545 Ω) and cycle-by-cycle peak current limiting (1.35–1.85 A).
It supports three operational modes per output: PFM (pulse-skipping, >90% peak efficiency, 1 µA shutdown), PWM (constant-frequency, negative inductor current allowed), and hiccup-mode fault recovery (4096-cycle timeout). Frequency synchronization is enabled via SYNC pin accepting 1.1×–1.4× fSW external clocks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 60V - supports wide industrial input rails including 24V and 48V systems without external pre-regulation. |
| Output Current per Channel | 1A continuous - sufficient for powering core logic of mid-tier FPGAs, DSPs, or microcontrollers. |
| Feedback Regulation Accuracy | ±1.7% over –40°C to +125°C - ensures stable voltage delivery across full industrial ambient range. |
| Switching Frequency | Pin-selectable 300kHz or 560kHz - balances EMI, inductor size, and light-load efficiency trade-offs. |
| Shutdown Current | 1µA - enables ultra-low-power system standby states without auxiliary LDOs. |
| Thermal Shutdown Threshold | +165°C with 10°C hysteresis - protects silicon integrity during sustained overload or poor PCB thermal design. |
| Output Voltage Range | 0.9V to 92% VIN - allows flexible generation of 3.3V, 5V, or custom rails directly from high-input sources. |
Pinout & Package
MAX17521ATG+T is housed in a 24-pin, 4mm × 5mm TQFN package with exposed pad (EP) for thermal enhancement. Pin layout supports dual independent buck channels with separate power grounds (PGND1/PGND2), analog grounds (SGND1/SGND2), and dedicated control pins per channel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGND1, PGND2 | Power ground return for each channel's high/low-side FETs | Must be connected externally to power ground plane; separate from SGND but tied together near VCC bypass caps. |
| VIN1, VIN2 | Independent input supply pins for each buck channel | Enable dual-input configurations (e.g., redundant or isolated sources); each rated 4.5V–60V with 2.2µF local decoupling. |
| EN/UVLO1, EN/UVLO2 | Enable and undervoltage lockout inputs per channel | Configurable turn-on threshold (1.11–1.24V rising); supports daisy-chained sequencing or independent enable control. |
| FB1, FB2 | Resistive divider feedback inputs for output voltage regulation | Reference voltage = 0.9V ±1.7%; sets output as VOUT = 0.9V × (1 + R1/R2) with precision tracking capability. |
| SS1, SS2 | Soft-start timing inputs per channel | Capacitor-connected to SGND sets ramp time; supports independent, coincident, or ratiometric output tracking at startup. |
| RESET1, RESET2 | Open-drain power-good outputs per channel | Assert low when FB drops below 92.5% of setpoint; release high after 1024 cycles once FB exceeds 95.5% - enables reliable system reset signaling. |
| MODE1, MODE2 | PFM/PWM mode selection per channel | Open = PFM (light-load efficiency); grounded = PWM (fixed frequency, lower ripple); latched at power-up only. |
| FSEL | Global switching frequency selector | Open = 560kHz; grounded = 300kHz - configures both channels simultaneously for consistent timing behavior. |
| LX1, LX2 | Switching node outputs driving external inductors | High dv/dt nodes requiring tight layout; support ≤1.6A RMS current and tolerate –0.3V to VIN+0.3V transient swings. |
| VCC1, VCC2 | Integrated 5V LDO outputs for gate drivers and internal circuitry | Each supplies up to 40mA; regulated 4.65–5.35V with UVLO (3.55–4.15V) - eliminates need for external bias rails. |
| SYNC | External clock synchronization input | Accepts 1.1×–1.4× selected fSW (330–840kHz); minimum pulse width 50ns - enables EMI reduction via spread-spectrum or system clock alignment. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Integrated 0.6Ω high-side pMOS and 0.2Ω low-side nMOS eliminate external Schottky diodes and reduce conduction losses. |
| Dual independent control | Separate EN/UVLO, SS, MODE, RESET, and FB pins per channel enable asymmetric rail sequencing, fault isolation, and independent optimization. |
| Hiccup-mode overload protection | Triggers on runaway current (>1.85A) or output collapse (<70% nominal); suspends switching for 4096 cycles before retry - limits thermal stress under short-circuit. |
| Prebias-safe startup | Monotonic rise into precharged outputs achieved by disabling both FETs initially - prevents reverse current and output voltage droop. |
| All-ceramic capacitor support | Stable operation with low-ESR ceramic output caps (e.g., 22µF X5R) eliminates electrolytic bulk capacitors and reduces board area. |
Applications
| Industrial Control Power Supplies | CPU, DSP, or FPGA Power |
|---|---|
Use Scenario: Powering PLC I/O modules and fieldbus interfaces in harsh factory environments with 24V/48V bus inputs. IC Role / Device Role / Timing Role: Dual-output buck regulator generating isolated 5V (logic) and 3.3V (interface) rails with independent RESET signaling and hiccup-mode fault containment. Use Value: Eliminates need for two discrete regulators; -40°C to +125°C operation ensures reliability in uncooled enclosures. |
Use Scenario: Supplying core and I/O voltages for Xilinx Artix-7 or Intel Cyclone V FPGAs in embedded vision systems. IC Role / Device Role / Timing Role: Synchronous step-down converter delivering 1A at 1.2V (core) and 3.3V (I/O) with ratiometric tracking to meet FPGA power sequencing requirements. Use Value: Soft-start pin coupling enables precise voltage ramp alignment; ±1.7% regulation maintains FPGA timing margins. |
| Distributed Supply Regulation | General-Purpose Point of Load |
Use Scenario: Local regulation on remote sensor nodes powered via long cables from centralized 48V PoE++ or battery banks. IC Role / Device Role / Timing Role: High-input-voltage buck converter stepping 48V down to 3.3V/5V with PFM mode enabling >85% efficiency at 10mA load. Use Value: 1µA shutdown current extends battery life; wide VIN accommodates cable drop and source variation. |
Use Scenario: Compact DC-DC solution for space-constrained IoT edge devices requiring dual low-noise rails. IC Role / Device Role / Timing Role: Dual-channel PMIC providing independently adjustable 0.9V–5V outputs using all-ceramic BOM and 4mm × 5mm footprint. Use Value: TQFN package with EP enables thermal performance matching larger SOIC alternatives in dense layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QDPRRQ1 | Single-output, 65V-input, 1A buck; no dual-channel or independent RESET/EN pins. | Requires two ICs for dual-rail designs; lacks per-channel soft-start and tracking capability. | Select when only one regulated rail is needed and AEC-Q100 automotive qualification is required. |
| TPS54240DGQR | Single-output, 42V-input, 2.5A buck; no integrated low-side FET or PFM mode. | Needs external MOSFET and diode; higher quiescent current (146µA vs. 1µA) limits battery use. | Select when higher output current and external component flexibility outweigh integration benefits. |
Compared with LM5164QDPRRQ1 and TPS54240DGQR, the MAX17521ATG+T uniquely delivers dual independent 1A outputs in one package with true PFM efficiency, hiccup-mode protection, and per-rail monitoring-reducing BOM count and simplifying sequencing in industrial and FPGA power systems.
Availability
MAX17521ATG+T is available at Aetrix Electronics and suitable for industrial control power supplies, CPU/DSP/FPGA power, and distributed supply regulation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX17521ATG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs high-performance analog and mixed-signal ICs for industrial, automotive, and communications applications.
The MAX17521ATG+T belongs to Maxim's high-voltage DC-DC converter product line, engineered for rugged point-of-load regulation in environments demanding wide input range, thermal resilience, and functional safety features like hiccup-mode protection and monotonic startup.
FAQ
What is the maximum input voltage rating for MAX17521ATG+T?
The MAX17521ATG+T supports an absolute maximum input voltage of +65V across VIN1 and VIN2 pins, with recommended continuous operation from 4.5V to 60V. This enables direct connection to 48V industrial buses and telecom supplies while maintaining margin against transients. Operation above 60V requires verification of thermal derating and duty-cycle constraints per the datasheet's VIN(MIN)/VIN(MAX) equations.
Does MAX17521ATG+T support power sequencing between its two outputs?
Yes, MAX17521ATG+T supports multiple sequencing methods: independent soft-start (via separate SS1/SS2 caps), coincident tracking (tie SS1/SS2 together), or ratiometric tracking (connect SS pins to external resistor dividers). Additionally, EN/UVLO and RESET pins can be daisy-chained across channels or to external controllers to enforce strict turn-on/turn-off order in complex multi-rail systems.
How does the PFM mode improve light-load efficiency in MAX17521ATG+T?
In PFM mode, MAX17521ATG+T skips switching cycles when output voltage exceeds 103% of regulation, entering hibernate state where most internal blocks are disabled. This reduces quiescent current to ~135µA (vs. 5mA in PWM), achieving >85% efficiency at 10mA load. However, output ripple increases and switching frequency becomes variable - making PFM ideal for battery-powered standby but less suitable for noise-sensitive analog circuits.
What thermal performance can be expected from MAX17521ATG+T in a standard four-layer PCB?
On a JEDEC-standard four-layer board, MAX17521ATG+T exhibits θJA = 35°C/W and θJC = 1.8°C/W. With 1A load per channel at 24V input, typical power dissipation is ~450mW, resulting in ~16°C junction-to-ambient rise above ambient. The exposed pad (EP) must be soldered to a solid SGND copper plane to realize this rating; inadequate thermal vias or single-layer layouts will significantly degrade performance and risk thermal shutdown.
Can MAX17521ATG+T operate safely into a prebiased output?
Yes, MAX17521ATG+T guarantees monotonic startup into prebiased outputs. At power-up, both high-side and low-side FETs remain off until the soft-start ramp reaches the output voltage level, preventing reverse current flow and avoiding output voltage droop or overshoot. This behavior is confirmed across –40°C to +125°C and is critical for hot-swap and modular power system applications.
MAX17521ATG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- 55.2V
- Current - Output:
- 1A
- Frequency - Switching:
- 560kHz, 300kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TQFN (4x4)
MAX17521ATG+T FAQ
1.How can I place an order for MAX17521ATG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX17521ATG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX17521ATG+T reliable?
The price and inventory of MAX17521ATG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX17521ATG+T is usually 5 days.
3.What payment methods are accepted for MAX17521ATG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX17521ATG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX17521ATG+T?
MAX17521ATG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX17521ATG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX17521ATG+T?
For technical support, including MAX17521ATG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX17521ATG+T requirements.
6.How does Aetrix verify that MAX17521ATG+T is sourced from the original manufacturer or authorized distributors?
All MAX17521ATG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX17521ATG+T meets industry standards.
7.What is the process for return or replacement of MAX17521ATG+T?
All MAX17521ATG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX17521ATG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX17521ATG+T part is unused and in its original packaging.
Return procedure for MAX17521ATG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX17521ATG+T Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

