Analog Devices Inc./Maxim Integrated MAX17673AATI+
- Part No.:
- MAX17673AATI+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
MAX17673AATI+.pdf
- Description:
- IC REG BUCK ADJ SGL/DL 28TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX17673AATI+ from Maxim Integrated is a triple-output power management IC integrating one 4.5V–60V, 1.5A synchronous buck regulator and two 2.7V–5.5V, 1A synchronous buck regulators - all with integrated MOSFETs, independent peak-current-mode control, and hiccup-mode OCP. It delivers stable, low-noise power for FPGA/CPLD core and auxiliary rails in industrial control systems.
For engineers reviewing the MAX17673AATI+ datasheet, MAX17673AATI+ pinout, MAX17673AATI+ application, or MAX17673AATI+ equivalent, key selection factors include its fractional HV/LV switching frequency ratio (2–8), external clock synchronization capability (MAX17673A variant), adjustable soft-start for the HV channel, and -40°C to +125°C operation in a 5mm × 5mm TQFN-28 package.
Technical Context
The MAX17673A integrates three fully independent buck regulators: a high-voltage (HV) channel with 4.5V–60V input, 0.9V–5.5V output, and 1.5A load capability; and two low-voltage (LV) channels each supporting 2.7V–5.5V input, 0.75V–4.8V output, and 1A load. All use peak-current-mode control with programmable switching frequencies - LV at 1MHz–4MHz, HV at 250kHz–800kHz - and support both PFM and forced PWM modes.
It features dedicated EN/UVLO inputs per regulator, independent Power-OK outputs (POKH, POKA, POKB), internal compensation, monotonic startup into prebiased loads, and built-in thermal shutdown (165°C) with 20°C hysteresis. The MAX17673A variant adds SYNC/MODE pin functionality for external clock synchronization across all regulators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| HV Input Range | 4.5V to 60V - enables direct step-down from 24V/48V industrial bus without pre-regulation |
| HV Output Current | Up to 1.5A - sufficient for FPGA core or microprocessor VDD rail with margin |
| LV Input Range | 2.7V to 5.5V - compatible with intermediate supply rails (e.g., 3.3V, 5V) for I/O or memory |
| LV Output Accuracy | ±1.5% over temp - ensures tight regulation for sensitive analog or logic supplies |
| Switching Frequency (LV) | 1MHz to 4MHz - supports compact filter design with small ceramic capacitors and low-profile inductors |
| Quiescent Current (PWM) | 10.2mA (HV), 8.8mA (LV) - balances light-load efficiency and transient response in always-on systems |
| Thermal Range | -40°C to +125°C junction - qualified for harsh industrial and base station environments |
| CISPR-22 Class B | Compliant - meets conducted/radiated EMI limits without external shielding in standard PCB layouts |
Pinout & Package
MAX17673AATI+ is housed in a 28-pin, 5mm × 5mm, 0.5mm pitch TQFN package (package code T2855+6C) with exposed thermal pad for enhanced heat dissipation in multilayer boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7 FBB, FBA |
Feedback Inputs (LV Regulators) | Connect to center tap of resistor divider on LV outputs to set 0.75V–4.8V output voltage with ±1.5% accuracy |
| 2 POKH |
Power Good Output (HV) | Open-drain signal asserted when HV output is within ±5% of target - used for system sequencing and fault monitoring |
| 3 PGNDH |
High-Voltage Power Ground | Separate ground return for HV switch node to minimize noise coupling into LV sections |
| 4 ENH |
Enable Input (HV) | Active-high enable with 1.2V threshold and 150mV hysteresis - supports UVLO-based startup control |
| 5 VINH |
HV Input Supply | Primary input for HV buck stage; accepts up to 60V with internal 65V absolute max rating |
| 6 BSTH |
HV Bootstrap Capacitor Connection | Connects to 0.1µF ceramic capacitor between BSTH and LXH to drive high-side MOSFET gate |
| 8 LXH |
HV Switch Node | Connects to external inductor; RMS current rating ±1.6A - requires careful layout for EMI and thermal performance |
| 9 FBH |
Feedback Input (HV) | Sets HV output voltage (0.9V–5.5V) via resistor divider; 0.9V reference with ±1.3% tolerance |
| 10 SSH |
HV Soft-Start Control | Current-sink pin (5µA typical) that sets soft-start time - allows adjustable ramp rate to limit inrush |
| 11 RT |
Frequency Setting (HV) | Resistor-to-ground sets HV switching frequency (250kHz–800kHz); enables precise timing coordination |
| 12 FDIV |
Frequency Divider Ratio | Resistor sets integer division ratio (2–8) between LV and HV switching frequencies for EMI spreading |
| 13 MODE/SYNC |
Mode Select / Clock Sync Input | Configures PFM/PWM mode or accepts external sync clock (0.9–1.1× LV fSW) - unique to MAX17673A |
| 14 GND |
Analog Ground | Reference for internal circuitry and feedback comparators - must be tied to clean system ground plane |
| 15 VCC |
Internal LDO Output | 5V ±5% regulated output (4.75–5.25V) powers internal logic; supports 15mA load with 0.5V dropout |
| 16 EXTVCC |
External Bias Input | Optional 2.83–3.00V input to power internal circuitry - reduces HV input current and improves efficiency |
| 17 PGNDA |
LV Regulator A Power Ground | Dedicated ground return for LV-A switch node - isolates noise from HV and LV-B sections |
| 18 ENA |
Enable Input (LV-A) | Active-high enable with 1.2V rising threshold and 150mV hysteresis - independent control for rail sequencing |
| 19 VINA |
LV-A Input Supply | Input for LV-A regulator; 2.7V–5.5V range - supports 3.3V or 5V intermediate bus architectures |
| 20 BSTA |
LV-A Bootstrap Capacitor | Connects to 0.1µF ceramic cap between BSTA and LXA - enables high-side gate drive for LV-A |
| 21 LXA |
LV-A Switch Node | Connects to LV-A output inductor; RMS current rating ±1.1A - optimized for low-loss ceramic inductors |
| 22 PGNDB |
LV Regulator B Power Ground | Dedicated ground return for LV-B switch node - prevents cross-regulator ground bounce |
| 23 ENB |
Enable Input (LV-B) | Independent active-high enable for LV-B - enables staggered startup or dynamic rail disable |
| 24 VINB |
LV-B Input Supply | Input for LV-B regulator; identical 2.7V–5.5V range - supports dual independent low-voltage rails |
| 25 BSTB |
LV-B Bootstrap Capacitor | Connects to 0.1µF ceramic cap between BSTB and LXB - ensures robust gate drive under full load |
| 26 LXB |
LV-B Switch Node | Connects to LV-B output inductor; RMS current rating ±1.1A - matched to LV-A for balanced layout |
| 27 POKA |
Power Good Output (LV-A) | Open-drain output indicating LV-A regulation status - used for FPGA configuration sequencing |
| 28 POKB |
Power Good Output (LV-B) | Independent open-drain POK for LV-B - enables fault-isolated monitoring of dual auxiliary rails |
Key Features
| Feature | Design Value |
|---|---|
| Triple integrated buck regulators | Eliminates need for three discrete DC-DC ICs and associated external components - reduces BOM count and board area by >40% |
| Programmable HV/LV frequency ratio | Integer ratios (2–8) allow harmonic alignment or separation to simplify EMI filtering and reduce peak emissions |
| External clock synchronization (MAX17673A) | Enables deterministic switching across multiple PMICs in multi-rail systems - critical for noise-sensitive ADC/DAC applications |
| Monotonic startup into prebiased loads | Prevents reverse current flow during hot-plug or partial-power-up scenarios - protects downstream logic and memory |
| All-ceramic capacitor support | Internal compensation and stability across full output voltage range eliminate need for electrolytic or tantalum output caps |
| Hiccup-mode overcurrent protection | Auto-retry fault recovery avoids latch-off during momentary overload - improves system uptime in industrial environments |
Applications
| Industrial Control Power Supplies | FPGA/CPLD Power Supplies |
|---|---|
|
Use Scenario: Powering PLC I/O modules, motor drivers, and sensor interfaces in factory automation cabinets with 24V/48V DC input. IC Role / Device Role / Timing Role: Provides isolated, sequenced 5V, 3.3V, and 1.8V rails from a single 24V bus using HV and dual LV regulators. Use Value: Reduces component count vs. discrete solutions while maintaining <±1.5% output accuracy across -40°C to +125°C ambient. |
Use Scenario: Delivering core (1.0V/1.2V), auxiliary (2.5V), and I/O (3.3V) supplies to Xilinx Artix-7 or Intel MAX 10 FPGA platforms. IC Role / Device Role / Timing Role: Integrates three synchronized, independently enabled buck regulators with POK signaling for safe configuration sequencing. Use Value: Enables monotonic startup into prebiased FPGA banks and supports dynamic voltage scaling via MODE pin control. |
| Distributed Supply Regulation | Base Station Power Supplies |
|
Use Scenario: Local point-of-load conversion on remote I/O cards or edge computing nodes fed from centralized 12V/48V backplane. IC Role / Device Role / Timing Role: Acts as local PMIC converting intermediate bus to processor, memory, and interface rails with minimal layout footprint. Use Value: Achieves >92% peak efficiency at 1A load with 1MHz–4MHz LV switching - enabling compact, fanless designs. |
Use Scenario: Powering RF transceiver ASICs, FEM bias rails, and digital baseband processors in 4G/5G small cell units. IC Role / Device Role / Timing Role: Delivers low-noise, EMI-compliant 3.3V and 1.8V supplies with external clock sync to avoid heterodyne interference in RF bands. Use Value: CISPR-22 Class B compliance verified per datasheet test conditions - eliminates need for additional EMI filters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX17672ATI+ | No external clock sync (MODE pin absent); fixed 1.2MHz LV frequency; no FDIV pin - lacks frequency ratio programming | Not suitable where EMI spreading or deterministic multi-PMIC synchronization is required | Select MAX17673AATI+ when external clock sync or programmable HV/LV frequency ratio is needed |
| TPS544B20RJER | Single 4.5V–20V, 4A buck with PMBus interface; no integrated LV regulators - requires two additional converters for triple-rail use | Requires external sequencing IC and more board space; supports digital telemetry but lacks integrated multi-rail solution | Choose MAX17673AATI+ for compact, analog-controlled triple-rail integration without PMBus overhead |
Compared with MAX17672ATI+, the MAX17673AATI+ adds essential synchronization and frequency-ratio flexibility for noise-sensitive multi-rail systems; versus TPS544B20RJER, it delivers true single-package triple-buck integration with lower total BOM cost and smaller footprint.
Availability
MAX17673AATI+ is available at Aetrix Electronics and suitable for industrial control power supplies, FPGA/CPLD power supplies, and distributed supply regulation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX17673AATI+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management solutions for industrial, automotive, and communications markets.
The MAX17673/MAX17673A product line was designed to consolidate multiple DC-DC rails into a single IC for space-constrained, high-reliability industrial and telecom power systems - emphasizing thermal robustness, EMI compliance, and flexible sequencing.
FAQ
What is the maximum input voltage supported by the HV regulator in MAX17673AATI+?
The HV regulator in MAX17673AATI+ supports an input voltage range of 4.5V to 60V. Its absolute maximum rating for VINH is +65V, and for BSTH relative to PGNDH it is +70V. This allows direct connection to common industrial bus voltages including 24V and 48V without external pre-regulation, while providing margin against transients.
Does MAX17673AATI+ support external clock synchronization, and how is it configured?
Yes, MAX17673AATI+ supports external clock synchronization via the MODE/SYNC pin (Pin 13). When configured as SYNC input, it accepts an external clock signal within 0.9× to 1.1× the LV switching frequency (e.g., 0.9–4.4MHz for 1–4MHz LV range). This feature is exclusive to the MAX17673A variant and is not available on the MAX17673 base part.
How does the soft-start function differ between the HV and LV regulators in MAX17673AATI+?
In MAX17673AATI+, the HV regulator features an adjustable soft-start controlled by the SSH pin (Pin 10), which sinks a 5µA current to set ramp time via an external capacitor. In contrast, the LV regulators (A and B) have internally fixed soft-start durations of 4096 switching cycles - eliminating external components but offering less flexibility than the HV channel.
What are the key differences between MAX17673AATI+ and MAX17672ATI+?
MAX17673AATI+ adds external clock synchronization (via MODE/SYNC pin), programmable HV/LV frequency ratio (using FDIV pin), and adjustable HV soft-start (via SSH pin) - features absent in MAX17672ATI+. The latter uses fixed 1.2MHz LV frequency and lacks frequency coordination capabilities, making MAX17673AATI+ preferable for EMI-sensitive or multi-PMIC synchronized designs.
Can MAX17673AATI+ operate with prebiased outputs, and how is this handled?
Yes, MAX17673AATI+ supports monotonic startup into prebiased loads across all three regulators. Its peak-current-mode architecture and internal control logic prevent reverse current flow during startup, ensuring safe ramp-up even when output capacitors are initially charged - a critical requirement for hot-swap and partial-power-up systems.
MAX17673AATI+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1 or 2
- Voltage - Input (Min):
- 4.5V, 2.7V
- Voltage - Input (Max):
- 60V, 5.5V
- Voltage - Output (Min/Fixed):
- 0.9V, 0.75V
- Voltage - Output (Max):
- 5.5V, 4.8V
- Current - Output:
- 1.5A, 1A
- Frequency - Switching:
- 250kHz ~ 800kHz, 1MHz ~ 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TQFN (5x5)
MAX17673AATI+ FAQ
1.How can I place an order for MAX17673AATI+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX17673AATI+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX17673AATI+ reliable?
The price and inventory of MAX17673AATI+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX17673AATI+ is usually 5 days.
3.What payment methods are accepted for MAX17673AATI+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX17673AATI+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX17673AATI+?
MAX17673AATI+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX17673AATI+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX17673AATI+?
For technical support, including MAX17673AATI+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX17673AATI+ requirements.
6.How does Aetrix verify that MAX17673AATI+ is sourced from the original manufacturer or authorized distributors?
All MAX17673AATI+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX17673AATI+ meets industry standards.
7.What is the process for return or replacement of MAX17673AATI+?
All MAX17673AATI+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX17673AATI+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX17673AATI+ part is unused and in its original packaging.
Return procedure for MAX17673AATI+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX17673AATI+ Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

