My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX191BCWG+T
- Part No.:
- MAX191BCWG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX191BCWG+T.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,216
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX191BCWG+T from Maxim Integrated is a monolithic 12-bit successive-approximation ADC with differential pseudo-differential inputs, integrated track/hold, internal 4.096V reference with REFADJ trim input, single +5V or dual ±5V supply operation, and selectable parallel (two 8-bit byte) or SPI/MICROWIRE/QSPI-compatible serial interface. It delivers 100ksps guaranteed sample rate, 7.5µs conversion time, and 2µs acquisition time for battery-powered data loggers and PC pen digitizers.
For engineers reviewing the MAX191BCWG+T datasheet, MAX191BCWG+T pinout, MAX191BCWG+T application, or MAX191BCWG+T equivalent, this page provides verified circuit role (precision sampling ADC), package mapping (24-pin wide SO), confirmed timing specs (13-clock-cycle conversion), real-world interface modes (parallel slow-memory & serial synchronous), and validated alternatives for industrial data-acquisition boards and automatic test systems.
Technical Context
The MAX191BCWG+T implements a 12-bit SAR architecture with on-chip track/hold that acquires signals in ≤2µs and completes conversion in exactly 13 clock cycles (7.5µs at 1.6MHz). Its analog front-end supports pseudo-differential input with AIN+/AIN−, bipolar/unipolar mode selection via BIP pin, and ±5V supply flexibility enabling ground-referenced bipolar signal capture.
Digital control uses three distinct interface configurations: slow-memory parallel (CS/RD/HBEN-triggered), ROM-mode parallel (multi-read without restart), and serial mode (SCLK/SSTRB/DOUT with CS falling-edge start). All modes share the same BUSY flag and support 3-state outputs with programmable power-down (PD pin reduces IDD to 50µA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR - delivers 1 LSB = 1 part in 4096 full-scale precision |
| Sample Rate | 100ksps guaranteed - supports real-time capture of 50kHz Nyquist-band signals |
| Conversion Time | 7.5µs (13 clocks @ 1.6MHz) - enables deterministic timing in µP-controlled acquisition loops |
| Integral Nonlinearity | ±1 LSB max (MAX191B grade) - ensures monotonicity and <0.025% end-point error |
| Reference Voltage | 4.096V internal (±20mV at +25°C) - matches standard 12-bit full-scale scaling (1 LSB = 1mV) |
| Power-Down Current | 50µA max - reduces system standby power in battery-operated data loggers |
| Supply Range | +5V ±5% or ±5V ±5% - allows direct interfacing to bipolar sensor outputs without level-shifting |
Pinout & Package
MAX191BCWG+T is housed in a 24-pin wide SOIC (SO) package with 0.300" body width and standard JEDEC MS-013AC footprint. Pin spacing is 0.050", lead finish is matte tin, and thermal resistance θJA is 11.76mW/°C above +70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Positive supply input | Accepts +5V ±5%; powers analog core, reference, and digital logic |
| VSS | Negative supply input | Accepts 0V or -5V ±5%; enables true bipolar input range when used |
| AGND / DGND | Analog and digital ground returns | Must be separated and joined at single point to minimize noise coupling |
| AIN+ / AIN− | Pseudo-differential analog inputs | AIN+ sampled; AIN− serves as stable reference return (±0.5LSB stability required) |
| VREF / REFADJ | Reference buffer output / trim input | VREF = 4.096V typical; REFADJ adjusts gain error by ±1.7× applied voltage deviation from 2.4V |
| CLK/SCLK | Internal oscillator capacitor node / serial clock input | 120pF to DGND yields ~1MHz clock; external TTL/CMOS clock up to 1.6MHz accepted |
| CS / RD / HBEN | Chip select / read strobe / high-byte enable | Three-wire parallel control: CS+RD+HBEN low initiates conversion; HBEN selects LSB/MSB byte |
| BUSY | Conversion status flag | Active-low open-drain output; goes high 13th clock after start to indicate result ready |
| D7/DOUT–D0/D8 | Three-state data bus / serial output | Parallel: D7–D0 carry LSBs (HBEN=low) or MSBs (HBEN=high); Serial: D7/DOUT shifts MSB-first on SCLK |
| PD | Power-down control | Logic low disables all circuitry except bandgap reference; IDD drops to 50µA max |
Key Features
| Feature | Design Value |
|---|---|
| Integrated track/hold | Eliminates need for external hold capacitor; 2µs acquisition supports high-Z sensor interfaces |
| Internal 4.096V reference with REFADJ | Enables system-level gain calibration via external potentiometer on REFADJ pin |
| Triple interface mode support | Parallel slow-memory, ROM-mode, and SPI/MICROWIRE/QSPI serial - reduces µP GPIO count and firmware complexity |
| ±5V supply operation | Permits direct connection to ±10V industrial sensors without external op-amp level-shifting stages |
| 50µA power-down current | Extends battery life in portable data loggers by >60× versus active mode (3mA) |
Applications
| Battery-Powered Data Logging | PC Pen Digitizers |
|---|---|
Use Scenario: Portable environmental sensor node recording temperature, humidity, and pressure at 100Hz intervals using coin-cell battery. IC Role / Device Role / Timing Role: Precision sampling ADC acquiring pseudo-differential sensor outputs with internal reference and low-power sleep cycling. Use Value: 50µA power-down current extends 200mAh CR2032 battery life to >2 years at 1-second wake-up intervals. |
Use Scenario: Resistive touch overlay on LCD panel capturing stylus position with 12-bit resolution and sub-millisecond latency. IC Role / Device Role / Timing Role: High-speed analog front-end converting X/Y electrode voltages with 7.5µs conversion and synchronous BUSY signaling. Use Value: 100ksps sample rate supports >100 points/sec digitization while maintaining linearity error <±1 LSB for accurate cursor tracking. |
| High-Accuracy Process Control | Automatic Testing Systems |
Use Scenario: PLC analog input module measuring 4–20mA current loops and ±10V transducer outputs in factory automation. IC Role / Device Role / Timing Role: Bipolar/unipolar configurable ADC with ±5V supply tolerance and REFADJ-based system calibration. Use Value: ±1 LSB INL and ±3 LSB gain error allow traceable calibration to NIST standards without external trimming components. |
Use Scenario: Benchtop ATE system validating mixed-signal ICs using synchronized multi-channel sampling at 100ksps. IC Role / Device Role / Timing Role: Deterministic timing ADC with 13-clock conversion and BUSY-driven handshaking for tight test cycle control. Use Value: Guaranteed 7.5µs conversion time enables precise inter-channel skew management across 8-channel parallel acquisition cards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7816U | 12-bit SAR, 200ksps, internal reference, SPI-only interface, no parallel mode | Higher speed but lacks HBEN-controlled byte multiplexing and dual-supply operation | Select when serial-only interface suffices and 200ksps throughput is required over power-down capability |
| AD7892BRZ-1 | 12-bit SAR, 100ksps, external reference only, parallel 8-bit bus, no internal T/H or REFADJ | Requires external track/hold and reference buffer; no gain trim capability | Select when system already provides precision external reference and T/H, and board space permits discrete components |
Compared with ADS7816U and AD7892BRZ-1, the MAX191BCWG+T uniquely combines internal reference with REFADJ trim, integrated track/hold, dual-supply operation, and dual parallel/serial interface - making it optimal for compact, self-contained, battery-aware data acquisition where calibration flexibility and supply versatility are critical.
Availability
MAX191BCWG+T is available at Aetrix Electronics and suitable for battery-powered data logging, PC pen digitizers, and high-accuracy process control requiring stable component supply across industrial temperature ranges (0°C to +70°C).
Supply support for MAX191BCWG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, medical, and communications applications, with emphasis on integration, low power, and robust performance.
The MAX191 product line targets portable and embedded data-acquisition systems requiring self-contained 12-bit conversion, internal reference calibration, and flexible µP interfacing - eliminating external support components while maintaining metrological accuracy.
FAQ
What is the guaranteed sample rate and conversion time for MAX191BCWG+T?
The MAX191BCWG+T guarantees a 100ksps sample rate with a fixed 7.5µs conversion time (13 clock cycles at 1.6MHz). This timing is production-tested and applies across the full 0°C to +70°C operating range. The device achieves this using an internal successive-approximation register and integrated track/hold, with no external components required for timing stability. MAX191BCWG+T maintains this performance whether powered from +5V or ±5V supplies.
Does MAX191BCWG+T support both unipolar and bipolar input modes?
Yes, MAX191BCWG+T supports both modes via the BIP pin: BIP = low selects unipolar (0V to VREF), BIP = high selects bipolar (±VREF/2). In bipolar mode, the MSB is inverted to produce two's-complement-like output. The analog input structure is pseudo-differential - AIN+ is actively sampled while AIN− must remain stable within ±0.5LSB relative to AGND during conversion. MAX191BCWG+T achieves this using its internal track/hold and requires only a 0.1µF capacitor from AIN− to AGND for stability.
How does the REFADJ pin function on MAX191BCWG+T?
The REFADJ pin on MAX191BCWG+T allows system-level gain error correction by adjusting the internal 4.096V reference voltage. Applying a voltage deviation from the nominal 2.4V sets a proportional change in VREF - typically 1.7× the applied deviation. For example, +100mV on REFADJ increases VREF by ~170mV. This enables one-time calibration of sensor chain gain errors without trimming resistors. MAX191BCWG+T specifies REFADJ input current as ±60µA at 5V, ensuring low loading on calibration circuitry.
What interface modes does MAX191BCWG+T support, and how are they selected?
MAX191BCWG+T supports three interface modes selected by the PAR pin: PAR = high enables parallel mode (8-bit bus with HBEN byte selection); PAR = low enables serial mode compatible with SPI, QSPI, and MICROWIRE protocols. In parallel mode, CS/RD/HBEN control conversion start and data read; in serial mode, CS falling edge initiates conversion and SCLK shifts out 12 bits MSB-first on D7/DOUT. MAX191BCWG+T uses the same BUSY signal and PD pin across all modes for consistent system control.
What is the power consumption of MAX191BCWG+T in normal and power-down modes?
In normal operation, MAX191BCWG+T draws 3mA from VDD (typical) at +25°C with internal reference enabled. When the PD pin is driven low, supply current drops to 50µA maximum - including the bandgap reference current. This 60× reduction enables extended battery life in portable instruments. The device retains its reference voltage during power-down, allowing fast wake-up (<1µs) without re-stabilization delay. MAX191BCWG+T specifies this behavior across the full 0°C to +70°C temperature range.
MAX191BCWG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V, 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
MAX191BCWG+T FAQ
1.How can I place an order for MAX191BCWG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX191BCWG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX191BCWG+T reliable?
The price and inventory of MAX191BCWG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX191BCWG+T is usually 5 days.
3.What payment methods are accepted for MAX191BCWG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX191BCWG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX191BCWG+T?
MAX191BCWG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX191BCWG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX191BCWG+T?
For technical support, including MAX191BCWG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX191BCWG+T requirements.
6.How does Aetrix verify that MAX191BCWG+T is sourced from the original manufacturer or authorized distributors?
All MAX191BCWG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX191BCWG+T meets industry standards.
7.What is the process for return or replacement of MAX191BCWG+T?
All MAX191BCWG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX191BCWG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX191BCWG+T part is unused and in its original packaging.
Return procedure for MAX191BCWG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX191BCWG+T Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
