Analog Devices Inc./Maxim Integrated MAX1970EEE+
- Part No.:
- MAX1970EEE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
MAX1970EEE+.pdf
- Description:
- IC REG BUCK ADJ 750MA DL 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,506
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX1970EEE+ from Maxim Integrated is a dual-output, current-mode PWM buck regulator IC operating at a fixed 1.4MHz switching frequency, delivering up to 750mA per output from a 2.6V–5.5V input. It features 180° out-of-phase operation to reduce input ripple, ±1% output voltage accuracy over load/line/temperature, and integrated power-on reset (POR) with 16.6ms delay. It is used in USB-powered xDSL modems for compact, efficient dual-rail power conversion.
For engineers reviewing the MAX1970EEE+ datasheet, MAX1970EEE+ pinout, MAX1970EEE+ application, or MAX1970EEE+ equivalent, key selection considerations include its fixed 1.4MHz frequency, dual independent feedback select (FBSEL1/FBSEL2), open-drain PFO monitoring VIN trip at 3.94V, QSOP-16 package compatibility, and support for sub-1V output configuration when one rail exceeds 1.2V.
Technical Context
The MAX1970EEE+ implements a current-mode PWM control architecture with slope compensation, using internal high-side and low-side MOSFETs (RDS(ON) ≈ 0.28Ω / 0.16Ω at VIN = 2.6V) for synchronous rectification. Its dual regulators operate 180° out of phase to minimize input capacitor RMS current and enable all-ceramic designs.
It integrates a 1.2V reference (±1% tolerance), soft-start via REF pin (25µA current source), and POR logic that asserts low until both outputs reach 92% of nominal voltage, then holds for 16.6ms before going high. The PFO output monitors VIN and asserts high when VIN falls below 3.94V - critical for USB power-fail detection in xDSL applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.6V to 5.5V - supports single-cell Li-ion, USB 5V, and regulated 3.3V rails without external LDO pre-regulation. |
| Switching Frequency | Fixed 1.4MHz - enables use of small 3.3–6.8µH inductors and ceramic input/output capacitors; avoids xDSL band interference. |
| Output Current (each) | 750mA guaranteed - sufficient for powering dual-core DSPs, PHYs, or SFP transceivers in compact modules. |
| Output Voltage Accuracy | Better than ±1% over load, line, and temperature - ensures stable core and I/O rail regulation without post-regulation trimming. |
| POR Delay Time | 16.6ms after regulation achieved - provides deterministic system reset timing compatible with FPGA and microcontroller startup sequences. |
| PFO Trip Threshold | 3.94V (falling edge) - precisely detects USB 5V bus collapse before downstream brownout, enabling graceful shutdown in modem applications. |
| Package | 16-pin QSOP - surface-mount, thermally enhanced package with exposed PGND pad; footprint compatible with standard reflow profiles. |
Pinout & Package
The MAX1970EEE+ is housed in a 16-pin QSOP (Quarter-Size Outline Package) with exposed thermal pad on underside (PGND-connected). Pin pitch is 0.025", body width 0.150", and total dimensions 3.9mm × 4.9mm × 1.45mm. Thermal resistance θJA = 120°C/W (typ).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LX1, LX2 | Switch node outputs | Connect to external inductors; high dv/dt nodes requiring tight layout and ground shielding to minimize EMI. |
| IN, PGND | Main power input and power ground | IN requires ≥10µF ceramic bypass to PGND; PGND must be low-inductance plane tied to LX return path. |
| FB1, FB2 | Output voltage feedback inputs | Accept resistive dividers for adjustable outputs (1.2V–VIN) or direct connection for preset 1.8V/3.3V (OUT1) and 1.5V/2.5V (OUT2). |
| FBSEL1, FBSEL2 | Feedback mode select | Logic-level pins (GND/VCC/floating) that configure internal vs. external feedback and enable sub-1V operation on one output. |
| POR, PFO | Open-drain status outputs | POR asserts active-low reset after 16.6ms regulation hold; PFO pulls high on VIN < 3.94V - both require external pull-ups. |
| EN | Enable control | Active-high logic input; drives device into <1µA shutdown state when low - supports sequenced power-up. |
| REF | Soft-start reference | Internal 1.2V reference with 25µA soft-start current source; bypass with 0.01–1.0µF capacitor to control ramp time. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase dual regulation | Reduces RMS input capacitor current by ~30%, allowing smaller 10µF ceramic input caps instead of bulk electrolytics. |
| All-ceramic capacitor support | Eliminates ESR-dependent stability issues; enables ultra-thin designs in space-constrained xDSL and SFP modules. |
| Sub-1V output capability | Enables generation of 0.8V–1.2V core rails (e.g., for low-power DSPs) when second output is >1.2V - no external LDO needed. |
| Integrated synchronous rectification | Replaces external Schottky diodes; improves full-load efficiency by 8–12% versus asynchronous buck designs. |
| Thermal-overload protection | Shuts down at TJ = +170°C and auto-restarts at +150°C - prevents permanent damage during sustained overload or poor heatsinking. |
Applications
| xDSL Modems | USB-Powered Devices |
|---|---|
Use Scenario: Dual-rail power supply for ADSL/VDSL line card PHY and controller in compact USB-powered modems. IC Role / Device Role / Timing Role: Primary DC-DC converter generating 3.3V (PHY interface) and 1.5V (DSP core) simultaneously from 5V USB input. Use Value: 1.4MHz operation avoids xDSL upstream/downstream bands; PFO provides early warning of USB disconnect to save configuration before brownout. | Use Scenario: Power management for portable test equipment or field-deployable sensors powered solely by USB host port. IC Role / Device Role / Timing Role: Single-chip dual-buck solution replacing discrete LDOs or two separate converters, minimizing BOM count and PCB area. Use Value: ±1% output accuracy ensures reliable ADC reference and MCU operation; 16.6ms POR delay aligns with typical USB enumeration timing. |
| Copper Gigabit SFP Modules | Dual LDO Replacement |
Use Scenario: Compact power delivery inside hot-pluggable SFP+ cages where height and thermal budget are constrained. IC Role / Device Role / Timing Role: Generates 3.3V (host interface) and 2.5V (transceiver analog supply) with minimal external components. Use Value: QSOP-16 footprint fits narrow SFP module width; 180° phase shift reduces input ripple-induced jitter on high-speed serial links. | Use Scenario: Upgrading legacy dual-LDO designs suffering from poor PSRR, thermal inefficiency, or excessive dropout voltage. IC Role / Device Role / Timing Role: High-efficiency buck replacement for 3.3V/1.8V LDO pair in industrial controllers or embedded gateways. Use Value: 750mA per channel supports higher current loads than typical LDOs; synchronous topology achieves >90% efficiency at mid-load vs. <60% for LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1972EEE+ | Same 1.4MHz frequency and PFO function, but 175ms POR delay (vs. 16.6ms); identical pinout and electrical specs otherwise. | Suitable for systems requiring longer reset assertion, e.g., complex FPGAs or bootloaders needing extended initialization windows. | Select MAX1972EEE+ only if 175ms POR timing is explicitly required; MAX1970EEE+ remains optimal for USB-timed or fast-boot applications. |
| TPS65270RGET | 2.2MHz switching, 1A per channel, integrated 5V LDO, but no PFO or programmable POR delay; 20-pin QFN package. | Better suited for higher-current, multi-rail systems with mixed buck/LDO needs; lacks USB-specific PFO monitoring. | Choose TPS65270RGET when >750mA per rail or integrated LDO is needed; MAX1970EEE+ is preferred for strict USB power-fail detection and QSOP compatibility. |
Compared with MAX1972EEE+, the MAX1970EEE+ offers faster system reset release (16.6ms vs. 175ms), making it ideal for USB-hosted devices with tight boot timing. Against TPS65270RGET, it trades higher current and LDO integration for superior USB power-fail responsiveness, smaller footprint, and lower component count in dual-buck-only designs.
Availability
MAX1970EEE+ is available at Aetrix Electronics and suitable for xDSL modems, USB-powered field instruments, and copper Gigabit SFP modules requiring stable component supply, long-term production continuity, and guaranteed RoHS-compliant sourcing.
Supply support for MAX1970EEE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX1970EEE+ belongs to Maxim's high-frequency dual buck regulator product line, designed specifically for space-constrained, USB-powered broadband communication equipment requiring precise dual-rail generation and robust power-fail detection.
FAQ
What is the switching frequency of the MAX1970EEE+ and why is it important?
The MAX1970EEE+ operates at a fixed 1.4MHz switching frequency. This high frequency allows use of small 3.3µH–6.8µH inductors and ceramic capacitors, reducing solution size and cost. Crucially, it places switching noise outside the xDSL upstream/downstream frequency bands (up to 1.1MHz), preventing interference with DSL signal integrity - a key requirement validated in MAX1970EEE+ application circuits for modems.
Does the MAX1970EEE+ support sub-1V output voltages?
Yes, the MAX1970EEE+ can generate sub-1V outputs (down to 0.8V) on one channel when the other output is set above 1.2V - for example, 1.0V on OUT2 while OUT1 is at 1.8V. This is achieved using a resistor divider between FB1 and OUT2, as specified in the Output Voltage Selection section of the MAX1970EEE+ datasheet. The feature eliminates need for an external LDO in low-voltage core rail designs.
How does the PFO (Power-Fail Output) function in the MAX1970EEE+?
The PFO pin on the MAX1970EEE+ is an open-drain output that goes high when the input voltage (VIN) falls below 3.94V (typical falling threshold). It is specifically designed for USB-powered applications to detect loss of valid 5V bus voltage. When asserted, PFO signals upstream circuitry to initiate controlled shutdown - a documented behavior confirmed across MAX1970EEE+ electrical characteristics and typical operating curves.
What is the purpose of the FBSEL1 and FBSEL2 pins on the MAX1970EEE+?
The FBSEL1 and FBSEL2 pins on the MAX1970EEE+ configure each output's feedback mode: connecting to GND selects 1.8V (OUT1) or 1.5V (OUT2); connecting to VCC selects 3.3V (OUT1) or 2.5V (OUT2); leaving unconnected enables external resistor-divider programming from 1.2V to VIN. This triple-mode flexibility is a defined feature of the MAX1970EEE+ and enables rapid design reuse across multiple voltage combinations without changing the IC.
Can the MAX1970EEE+ be used with all-ceramic capacitors?
Yes, the MAX1970EEE+ is fully compatible with all-ceramic capacitor designs for both input and output filtering. Its current-mode control architecture and internal compensation are optimized for low-ESR ceramic capacitors, eliminating the need for aluminum or tantalum bulk capacitors. This capability is explicitly verified in MAX1970EEE+ typical application circuits and supported by stability analysis in the datasheet's Compensation Design section.
MAX1970EEE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Programmable)
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.6V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V (1.5V, 1.8V, 2.5V, 3.3V)
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 750mA
- Frequency - Switching:
- 1.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
MAX1970EEE+ FAQ
1.How can I place an order for MAX1970EEE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX1970EEE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX1970EEE+ reliable?
The price and inventory of MAX1970EEE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX1970EEE+ is usually 5 days.
3.What payment methods are accepted for MAX1970EEE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX1970EEE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX1970EEE+?
MAX1970EEE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX1970EEE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX1970EEE+?
For technical support, including MAX1970EEE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX1970EEE+ requirements.
6.How does Aetrix verify that MAX1970EEE+ is sourced from the original manufacturer or authorized distributors?
All MAX1970EEE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX1970EEE+ meets industry standards.
7.What is the process for return or replacement of MAX1970EEE+?
All MAX1970EEE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX1970EEE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX1970EEE+ part is unused and in its original packaging.
Return procedure for MAX1970EEE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX1970EEE+ Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

