My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX20057ATID/VY+T
- Part No.:
- MAX20057ATID/VY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
MAX20057ATID/VY+T.pdf
- Description:
- IC REG BOOST ADJ 3.5A DL 28TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,762
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX20057ATID/VY+T from Analog Devices is an automotive-grade triple-output power management IC integrating two synchronous buck converters (3.5A/2A) and a 36V asynchronous boost controller, operating from 3.5V–36V input with cold-crank support down to 2V battery voltage. It delivers fixed 5V/3.3V outputs or adjustable 1V–14V outputs, features 2.1MHz/400kHz selectable switching frequency, and operates across –40°C to +125°C for engine control units and instrument clusters.
For engineers reviewing the MAX20057ATID/VY+T datasheet, MAX20057ATID/VY+T pinout, MAX20057ATID/VY+T application, or MAX20057ATID/VY+T equivalent, key selection considerations include cold-crank regulation capability, phase-shifted dual-buck architecture, spread-spectrum EMI reduction, FSYNC programmable operation modes (FPWM/skip/PLL-sync), and thermally enhanced 5mm × 5mm TQFN-EP package with exposed pad.
Technical Context
The MAX20057ATID/VY+T implements valley-current-mode control for both buck converters, operating 180° out-of-phase to minimize input ripple across 3.5V–36V input range. Its boost controller uses current-mode architecture with 50mV current-sense threshold and supports SEPIC configuration for wide-input regulation during automotive stop-start events.
FSYNC enables three functional modes: forced PWM (constant 2.1MHz/400kHz), skip mode (ultra-low 8–10μA quiescent current), and PLL-synchronized operation with external clock; spread spectrum (±6% frequency modulation) is factory-enabled to suppress EMI without compromising cold-crank performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5V to 36V continuous; supports cold-crank operation down to 2.05V input via boost pre-regulation |
| Buck1 Output Current | Up to 3.5A continuous; high-side RON = 50mΩ, low-side RON = 45mΩ at VBIAS = 5V |
| Buck2 Output Current | Up to 2A continuous; high-side RON = 100mΩ, low-side RON = 90mΩ at VBIAS = 5V |
| Switching Frequency | Fixed 2.1MHz or 400kHz; ±6% spread spectrum enabled; FSYNC programmable PLL sync with external clock |
| Quiescent Current | 10μA (5V buck active), 8μA (3.3V buck active), 30μA (all regulators active), 1μA (all disabled) |
| Thermal Protection | Thermal shutdown at 170°C with 20°C hysteresis; θJA = 27°C/W on 4-layer board |
| Operating Temperature | –40°C to +125°C ambient; qualified per AEC-Q100 Grade 1 |
Pinout & Package
MAX20057ATID/VY+T is housed in a thermally enhanced 5mm × 5mm, 28-pin TQFN-EP package (package code T2855Y+5C) with exposed pad connected to AGND for optimal heat dissipation (θJC = 3°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3 | Independent enable inputs | High-voltage tolerant (to 40V); control startup sequencing of Buck1, Buck2, and Boost independently |
| FB1, FB2, FB3 | Feedback inputs | Regulated to 1.0V (±1.5%); support fixed output (via BIAS tie) or adjustable 1V–14V (via resistor divider) |
| LX1, LX2 | Buck switch node outputs | Drive external inductors; require ceramic bootstrap capacitors between BST1/LX1 and BST2/LX2 |
| PGOOD1, PGOOD2 | Open-drain power-good indicators | Assert low when output falls below 93.5% of nominal; high-impedance above 95%; used for rail sequencing |
| FSYNC | External clock synchronization input | Accepts 250kHz–2.6MHz signal; enables PLL lock, 180° phase shift between bucks, and skip/FPWM mode selection |
| DL | Boost N-MOSFET gate driver output | Sources/sinks up to 1.67A peak; drives external low-side MOSFET in boost/SEPIC topology |
Key Features
| Feature | Design Value |
|---|---|
| Cold-crank regulation | Maintains regulated 5V/3.3V outputs during battery dips to 2.05V via integrated 36V boost controller |
| Phase-shifted dual-buck | Buck1 and Buck2 operate 180° out-of-phase to halve input capacitor RMS current and reduce EMI |
| Ultra-low IQ operation | 8–10μA supply current with single buck active enables always-on subsystems in vehicle sleep mode |
| EMI-optimized switching | 20ns minimum on-time (buck), ±6% spread spectrum, and 2.1MHz fixed frequency avoid AM band interference |
| Robust protection suite | Cycle-by-cycle current limit, hiccup-mode short-circuit recovery, thermal shutdown (170°C), and UVLO on all rails |
Applications
| Automotive Start-Stop System | Instrument Cluster |
|---|---|
Use Scenario: Powering microcontroller, display, and CAN transceivers during engine restart after stop, where battery voltage collapses to 2–6V. IC Role / Device Role / Timing Role: Triple-output PMIC providing stable 5V (MCU core), 3.3V (peripherals), and 10V (LCD bias) rails independent of input collapse. Use Value: Eliminates need for discrete preboost stage; maintains full functionality through 2V cold-crank events without brownout reset. | Use Scenario: Supplying digital gauges, TFT backlight drivers, and touch controller in centralized dashboard electronics. IC Role / Device Role / Timing Role: Primary power source delivering sequenced, monitored 5V/3.3V rails with PGOOD feedback for safe boot and fault isolation. Use Value: Reduces BOM count by integrating two bucks + boost + LDO bias + sequencing logic in single 5mm × 5mm footprint. |
| Navigation and Radio Head Units | Distributed DC Power Systems |
Use Scenario: Powering RF front-end, audio codecs, and application processors in infotainment systems subject to load dump and jump-start transients. IC Role / Device Role / Timing Role: High-voltage-tolerant PMIC managing 36V boost for RF amplifiers and low-noise 3.3V for DSP cores with spread-spectrum EMI suppression. Use Value: Meets OEM AM/FM radio coexistence requirements while sustaining operation during 12V system transients. | Use Scenario: Centralized power distribution in ADAS domain controllers requiring isolated, sequenced, and monitored sub-rails. IC Role / Device Role / Timing Role: Core power hub enabling distributed architecture via programmable ENx pins and PGOOD-driven downstream enable chains. Use Value: Enables modular design with deterministic power-up timing, fault propagation, and thermal-aware load shedding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive triple-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX20090ATI/VY+ | Single 3.5A buck + 36V boost only; no second buck or PGOOD2; 400kHz/2.1MHz selectable but no spread spectrum | Suitable for simpler systems needing only one regulated low-voltage rail plus boost; lacks dual-buck phase control | Select when cost-sensitive designs require fewer outputs and relaxed EMI requirements |
| TPS65381A-Q1 | Three buck regulators (3A/2A/1.5A) + linear regulators; no boost controller; max input 28V; no cold-crank support below 4.5V | Targeted at safety-critical MCU power domains (ASIL-B); includes watchdog and fault reporting not present in MAX20057 | Select when functional safety compliance (ISO 26262) and diagnostic coverage are mandatory over cold-crank capability |
Compared with MAX20057ATID/VY+T, MAX20090ATI/VY+ reduces integration for cost-constrained applications lacking dual-buck sequencing needs, while TPS65381A-Q1 trades cold-crank robustness for ASIL-B diagnostics-making MAX20057ATID/VY+T optimal for crank-ready infotainment and cluster systems requiring wide-input regulation and EMI control.
Availability
MAX20057ATID/VY+T is available at Aetrix Electronics and suitable for automotive start-stop systems, instrument clusters, navigation head units, and distributed DC power systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for MAX20057ATID/VY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving automotive, industrial, and communications markets with AEC-Q100-qualified solutions.
The MAX20057ATID/VY+T belongs to Analog Devices' automotive PMIC portfolio, engineered specifically for crank-ready, EMI-conscious power delivery in modern vehicle electronics with stringent cold-crank, efficiency, and space constraints.
FAQ
What is the cold-crank input voltage limit supported by the MAX20057ATID/VY+T?
The MAX20057ATID/VY+T supports cold-crank operation down to 2.05V input voltage via its integrated 36V boost controller, maintaining regulated 5V and 3.3V outputs throughout battery sag events typical in automotive stop-start cycles. This capability is enabled by the boost controller's undervoltage lockout falling threshold of 2.05V and its ability to pre-regulate input before buck stages, ensuring uninterrupted power to critical loads without external circuitry.
How does the MAX20057ATID/VY+T achieve EMI reduction without sacrificing efficiency?
The MAX20057ATID/VY+T achieves EMI reduction through three complementary techniques: 2.1MHz fixed-frequency operation (reducing fundamental harmonics below AM band), ±6% factory-enabled spread spectrum modulation, and 180° phase-shifted dual-buck operation that cancels input ripple. Unlike methods that degrade light-load efficiency, these features operate concurrently with forced PWM or skip mode-allowing designers to retain ultra-low 8–10μA quiescent current while meeting CISPR 25 Class 5 radiated emissions limits.
Can the MAX20057ATID/VY+T be used with external 5V supplies to improve efficiency?
Yes, the MAX20057ATID/VY+T supports EXTVCC switchover: applying 3.25V–5.5V to the EXTVCC pin disables the internal 5V BIAS LDO and powers internal circuitry directly from the external rail. This reduces IC power dissipation and improves light-load efficiency-especially when EXTVCC is tied to one of the buck outputs. If EXTVCC drops below 3V, the device automatically re-enables the internal LDO and switches back to BIAS, ensuring seamless transition without rail collapse.
What protection features are integrated into the MAX20057ATID/VY+T?
The MAX20057ATID/VY+T integrates cycle-by-cycle current limiting on all three channels, thermal shutdown at 170°C with 20°C hysteresis, input undervoltage lockout on SUP (4.5V rising), BIAS (3.1V rising), and boost rails, plus open-drain PGOOD monitoring for each buck output. Overcurrent faults trigger hiccup-mode recovery-disabling the affected channel for ~10ms before retry-preventing thermal runaway during sustained shorts while preserving system-level fault containment.
Is the MAX20057ATID/VY+T pin-compatible with other devices in the MAX2005x family?
No, the MAX20057ATID/VY+T is not pin-compatible with other MAX2005x variants such as MAX20058 or MAX20059. While sharing the same 28-pin TQFN-EP package outline, pin functions differ significantly-for example, MAX20058 uses different FB/EN assignments and lacks DL/COMP pins for boost control. Board layout must be designed specifically for MAX20057ATID/VY+T using its published pin configuration and land pattern (90-0027).
MAX20057ATID/VY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2V
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 14V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 2.1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 28-TQFN (5x5)
MAX20057ATID/VY+T FAQ
1.How can I place an order for MAX20057ATID/VY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX20057ATID/VY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX20057ATID/VY+T reliable?
The price and inventory of MAX20057ATID/VY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX20057ATID/VY+T is usually 5 days.
3.What payment methods are accepted for MAX20057ATID/VY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX20057ATID/VY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX20057ATID/VY+T?
MAX20057ATID/VY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX20057ATID/VY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX20057ATID/VY+T?
For technical support, including MAX20057ATID/VY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX20057ATID/VY+T requirements.
6.How does Aetrix verify that MAX20057ATID/VY+T is sourced from the original manufacturer or authorized distributors?
All MAX20057ATID/VY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX20057ATID/VY+T meets industry standards.
7.What is the process for return or replacement of MAX20057ATID/VY+T?
All MAX20057ATID/VY+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX20057ATID/VY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX20057ATID/VY+T part is unused and in its original packaging.
Return procedure for MAX20057ATID/VY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX20057ATID/VY+T Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
