My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX20057ATIJ/VY+
- Part No.:
- MAX20057ATIJ/VY+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 28-WFQFN Exposed Pad
- Datasheet:
-
MAX20057ATIJ/VY+.pdf
- Description:
- IC REG BST ADJ 3.5A TRPL 28TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX20057ATIJ/VY+ from Analog Devices is an automotive-grade triple-output power management IC integrating two synchronous buck converters (5V/3.3V fixed or 1–14V adjustable, 3.5A/2A) and a 36V asynchronous boost controller with cold-crank support down to 2V input. It operates from 3.5V to 36V, delivers 95% duty-cycle dropout operation, and targets mid-to-high-power automotive systems requiring robust regulation during start-stop and cold-crank events.
For engineers reviewing the MAX20057ATIJ/VY+ datasheet, MAX20057ATIJ/VY+ pinout, MAX20057ATIJ/VY+ application, or MAX20057ATIJ/VY+ equivalent, key selection considerations include its dual-phase 2.1MHz/400kHz switching capability, integrated PGOOD indicators per buck rail, spread-spectrum EMI reduction, thermal shutdown at 170°C, and thermally enhanced 5mm × 5mm TQFN-EP package with exposed pad for automotive under-hood reliability.
Technical Context
The MAX20057ATIJ/VY+ implements valley current-mode control for both buck converters, operating 180° out-of-phase to minimize input ripple across 3.5V–36V input range. Its boost controller uses asynchronous current-mode architecture with programmable UVLO (4.5V rising, disableable down to 2.05V falling) and supports preboost operation to sustain buck regulation during cold crank.
FSYNC enables three operational modes: forced PWM (fixed-frequency), skip mode (ultra-low quiescent current: 8–30μA), and PLL-synchronized external clock locking. Spread spectrum (±6% frequency modulation, 110μs period at 2.1MHz) is factory-enabled to suppress EMI without compromising wide-input-range functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5V to 36V continuous; supports cold-crank operation down to 2.05V with UVLO disable |
| Buck1 Output | Fixed 5V or adjustable 1V–14V; 3.5A continuous; 95% max duty cycle |
| Buck2 Output | Fixed 3.3V or adjustable 1V–14V; 2A continuous; 180° phase shift vs Buck1 |
| Boost Output | Fixed 10V or adjustable; 36V max input; drives external N-MOSFET via DL pin |
| Switching Frequency | Factory-set 2.1MHz or 400kHz; FSYNC enables synchronization or skip mode |
| Quiescent Current | 30μA (all regulators active); 10μA (5V buck only); 8μA (3.3V buck only) |
| Thermal Protection | 170°C shutdown with 20°C hysteresis; junction-to-case θJC = 3°C/W |
| Package | 28-pin TQFN-EP, 5mm × 5mm; exposed pad for thermal dissipation |
Pinout & Package
MAX20057ATIJ/VY+ is housed in a thermally enhanced 5mm × 5mm, 28-pin TQFN-EP package with exposed pad (EP) connected to AGND for optimal heat transfer. The package supports high-power density automotive PCB layouts with low thermal resistance (θJA = 27°C/W on 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3 | Independent enable inputs | High-voltage tolerant (to 40V); control startup sequencing of Buck1, Buck2, and Boost independently |
| FB1, FB2, FB3 | Feedback voltage sense inputs | Regulated to 1.0V (typ); support fixed outputs (via BIAS tie) or resistor-divider adjustment (1V–14V) |
| LX1, LX2 | Buck switch node connections | Drive external inductors; require ceramic bootstrap capacitors (BST1/BST2) for high-side gate drive |
| PGOOD1, PGOOD2 | Open-drain power-good indicators | Assert low when output drops below 93.5% of nominal; high-impedance above 95%; used for rail sequencing |
| DL | Boost low-side gate driver output | Sources/sinks up to 1.67A peak; drives external N-MOSFET; powered by BIAS or EXTVCC |
| FSYNC | External clock sync input | Enables PLL lock to external clock; determines phase relationship between Buck1/Buck2 (50% duty → 180° shift) |
| EXTVCC | Bias supply switchover input | Accepts 3.25V–5.5V external rail to bypass internal 5V LDO, reducing power loss and improving light-load efficiency |
| EP | Exposed thermal pad | Must be soldered to PCB ground plane; primary thermal path; not electrically isolated from PGND/AGND |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase buck architecture | 180° interleaving reduces input capacitor RMS current and eases EMI filtering requirements |
| Cold-crank ready boost | Operates with battery as low as 2V; sustains buck regulation during engine cranking without external circuitry |
| Spread-spectrum modulation | ±6% frequency dither centered at 2.1MHz or 400kHz; reduces peak EMI by >10dB without layout changes |
| Ultra-low quiescent current | 8–30μA system standby current enables always-on automotive modules meeting OEM leakage budgets |
| Integrated protection suite | Cycle-by-cycle current limit, hiccup-mode short-circuit recovery, thermal shutdown (170°C), and UVLO on all rails |
| Flexible bias architecture | Internal 5V BIAS LDO or EXTVCC switchover option minimizes power loss and improves efficiency at light loads |
Applications
| Automotive Start-Stop System | Instrument Cluster |
|---|---|
Use Scenario: Powering microcontroller, display, and CAN transceivers during engine restart cycles where battery dips to 2–6V. IC Role / Device Role / Timing Role: Triple-output PMIC providing regulated 5V, 3.3V, and boosted 10V rails; boost maintains buck regulation during sub-6V cranking. Use Value: Eliminates need for discrete preboost stage; ensures uninterrupted operation of safety-critical cluster functions during stop-start transitions. | Use Scenario: Supplying TFT-LCD backlight drivers, touch controller, and graphics processor in digital dashboards. IC Role / Device Role / Timing Role: Dual-buck converter delivers clean, low-noise 5V/3.3V; spread spectrum prevents AM-band interference with infotainment radio. Use Value: Meets stringent OEM EMI limits without shielding or ferrite beads; 2.1MHz switching enables compact 1.0μH inductors. |
| Navigation and Radio Head Units | Distributed DC Power Systems |
Use Scenario: Powering GPS baseband, audio DSP, and RF front-end in head units subject to load dump and cold-crank transients. IC Role / Device Role / Timing Role: High-voltage tolerant enable inputs (EN1/EN2/EN3) and robust UVLO allow precise power sequencing and fault isolation. Use Value: Prevents brownout-induced firmware corruption; PGOOD signals coordinate safe boot of subsystems after stable rail establishment. | Use Scenario: Centralized power hub for ADAS camera modules, radar processors, and domain controllers in zonal architectures. IC Role / Device Role / Timing Role: Provides isolated, sequenced 5V/3.3V/10V rails with thermal monitoring and current limiting per channel. Use Value: Enables single-chip power solution for multi-rail distributed nodes; 5mm × 5mm footprint saves space versus discrete DC/DC + boost combos. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive triple-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX20090ATJ/VY+ | Single 5V/3.3V dual-buck + integrated 10V boost; no FSYNC or spread spectrum; 20-pin TQFN | Lacks phase synchronization, skip mode, and EMI reduction features; lower integration | Preferred for cost-sensitive, lower-complexity automotive modules without strict EMI or cold-crank requirements |
| TPS65381A-Q1 | Triple-buck (3.3V/1.2V/1.0V) + LDO; no boost; 40-pin HTQFP; supports functional safety (ISO 26262 ASIL-B) | No cold-crank support; requires external boost for sub-6V operation; focused on MCU core power | Selected when ASIL-B compliance and core-rail precision are prioritized over wide-input boost capability |
Compared with MAX20057ATIJ/VY+, MAX20090ATJ/VY+ offers reduced feature set and smaller package but lacks critical cold-crank resilience and EMI mitigation, while TPS65381A-Q1 provides functional safety certification and tighter output accuracy at the expense of missing integrated boost - making MAX20057ATIJ/VY+ the only choice for crank-ready, EMI-sensitive, triple-rail automotive power delivery.
Availability
MAX20057ATIJ/VY+ is available at Aetrix Electronics and suitable for automotive start-stop systems, instrument clusters, navigation head units, and distributed DC power systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for MAX20057ATIJ/VY+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving automotive, industrial, communications, and healthcare markets.
The MAX20057ATIJ/VY+ belongs to Analog Devices' automotive power management portfolio, engineered specifically for crank-ready, EMI-conscious, multi-rail power delivery in harsh vehicle environments - emphasizing cold-crank resilience, thermal robustness, and system-level noise immunity.
FAQ
What is the minimum input voltage supported by MAX20057ATIJ/VY+ during cold-crank conditions?
The MAX20057ATIJ/VY+ supports cold-crank operation down to 2.05V input when the boost controller's UVLO falling threshold is disabled. This allows the boost stage to remain active and maintain regulation on the buck outputs even as battery voltage collapses during engine cranking - a critical capability confirmed in the device's Absolute Maximum Ratings and Detailed Description sections.
Does MAX20057ATIJ/VY+ integrate both buck converters and the boost controller on a single die?
Yes, the MAX20057ATIJ/VY+ integrates two synchronous buck converters and one asynchronous boost controller onto a single monolithic IC. This full integration eliminates external discrete boost stages and reduces bill-of-materials count, as explicitly stated in the General Description and Simplified Block Diagram - enabling compact, high-reliability automotive power solutions.
How does the FSYNC pin affect the operation of MAX20057ATIJ/VY+?
The FSYNC pin on MAX20057ATIJ/VY+ enables three distinct modes: forced PWM (FSYNC high), skip mode (FSYNC low), and external clock synchronization (FSYNC driven with square wave). In sync mode, the internal PLL locks to the external clock, aligning Buck1's LX1 falling edge to FSYNC rising edge and Buck2's LX2 falling edge to FSYNC falling edge - ensuring precise 180° phase shift and eliminating beat frequencies.
What thermal performance can be expected from MAX20057ATIJ/VY+ in a standard 4-layer PCB layout?
In a standard 4-layer PCB layout with proper thermal vias under the exposed pad, MAX20057ATIJ/VY+ achieves a junction-to-ambient thermal resistance (θJA) of 27°C/W. Its junction-to-case resistance (θJC) is 3°C/W, confirming highly efficient heat transfer through the EP pad - enabling sustained 3.5A/2A buck operation within the -40°C to +125°C automotive temperature range without derating.
Can MAX20057ATIJ/VY+ operate with only the boost controller enabled while disabling both buck converters?
Yes, MAX20057ATIJ/VY+ supports independent control: EN3 can be asserted to enable only the boost controller while EN1 and EN2 remain low to disable Buck1 and Buck2. In this configuration, the device draws just 1μA typical supply current (per Electrical Characteristics table), making it suitable for always-on preboost standby applications - a capability verified in the Detailed Description and Quiescent Current specifications.
MAX20057ATIJ/VY+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-WFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 3
- Voltage - Input (Min):
- 2V
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 14V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 2.1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 28-TQFN (5x5)
MAX20057ATIJ/VY+ FAQ
1.How can I place an order for MAX20057ATIJ/VY+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX20057ATIJ/VY+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX20057ATIJ/VY+ reliable?
The price and inventory of MAX20057ATIJ/VY+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX20057ATIJ/VY+ is usually 5 days.
3.What payment methods are accepted for MAX20057ATIJ/VY+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX20057ATIJ/VY+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX20057ATIJ/VY+?
MAX20057ATIJ/VY+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX20057ATIJ/VY+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX20057ATIJ/VY+?
For technical support, including MAX20057ATIJ/VY+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX20057ATIJ/VY+ requirements.
6.How does Aetrix verify that MAX20057ATIJ/VY+ is sourced from the original manufacturer or authorized distributors?
All MAX20057ATIJ/VY+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX20057ATIJ/VY+ meets industry standards.
7.What is the process for return or replacement of MAX20057ATIJ/VY+?
All MAX20057ATIJ/VY+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX20057ATIJ/VY+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX20057ATIJ/VY+ part is unused and in its original packaging.
Return procedure for MAX20057ATIJ/VY+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX20057ATIJ/VY+ Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
