Analog Devices Inc./Maxim Integrated MAX20754ETMA2+T
- Part No.:
- MAX20754ETMA2+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Power Supply Controllers, Monitors
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
MAX20754ETMA2+T.pdf
- Description:
- 6CH CONFIGURABLE MASTER W/ PMBUS
- Quantity:
- Payment:

- Shipping:

Inventory:4,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX20754ETMA2+T from Maxim Integrated is a PMBus-compatible, dual-output, configurable multiphase power-supply controller optimized for communication, networking, and server applications. It generates up to six PWM phases, supports 0.25V–2.0V output voltage per rail, operates from 4.5V–16V input, and integrates a 700mA buck regulator for self- and power-stage biasing.
For engineers reviewing the MAX20754ETMA2+T datasheet, MAX20754ETMA2+T pinout, MAX20754ETMA2+T application, or MAX20754ETMA2+T equivalent, this controller delivers precise load-current reporting, thermal monitoring of external power stages, programmable switching frequency (300–800kHz), AMS-enabled transient response enhancement, and nonvolatile PMBus parameter storage - all in a 48-pin 7mm × 7mm TQFN package.
Technical Context
The MAX20754ETMA2+T implements a hybrid peak/average current-mode control architecture with discontinuous conduction mode (DCM) during startup. Its dual independent voltage loops (A1/A2/A2B/A3 per rail) support flexible phase assignment across two outputs, with orthogonal current rebalancing ensuring thermal uniformity across up to six phases.
It features an integrated 1.875V buck converter (LX/PGND/VDD3P3) delivering 700mA, enabling single-rail 3.3V system supply operation. The advanced modulation scheme (AMS) dynamically adjusts PWM timing post-transient, reducing output capacitance requirements by improving transient response beyond conventional fixed-frequency PWM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 0.25V to 2.0V per rail - enables direct regulation of low-voltage ASIC/FPGA cores and DDR memory rails. |
| Input Voltage Range | 4.5V to 16V - compatible with standard 5V, 12V, and intermediate bus architectures. |
| Switching Frequency | 300kHz to 800kHz - programmable in discrete steps; higher frequencies reduce passive size, lower frequencies improve efficiency at light load. |
| PWM Outputs | Six independent PWM signals (PWM0–PWM5) - supports scalable 1–6 phase per rail configurations for current demands up to 189A. |
| Integrated Buck Regulator | 1.875V output, 700mA capability - powers controller core and external power stages from VDD3P3, eliminating need for auxiliary bias supplies. |
| PMBus Compliance | Revision 1.3, 10kHz–1MHz bus speed - enables full telemetry (voltage, current, temperature), configuration, and fault logging via industry-standard interface. |
| Remote Sensing | Differential SNSP/SNSN inputs per rail - provides accurate load-point regulation despite PCB IR drop, critical for sub-1V high-current rails. |
Pinout & Package
Package: 48-pin TQFN (7mm × 7mm), exposed pad (EP) as sole analog ground reference. Thermal resistance θJA = 25°C/W (4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS0–CS5 | Current-sense inputs | Accept lossless current feedback from up to six Maxim power stages; enable per-phase current monitoring and OCR balancing. |
| SNSP1/SNSN1, SNSP2/SNSN2 | Differential remote sense inputs | Measure true load voltage at point-of-load; reject PCB noise and IR drop for ±1.1% regulation accuracy down to 0.25V. |
| PWM0–PWM5 | PWM phase outputs | Drive external power-stage gate inputs; timing controlled by AMS or fixed-frequency mode per configuration. |
| EN1/EN2 | Enable inputs | Active-high logic enables each output rail independently; supports sequencing and fault isolation. |
| PGOOD1/PGOOD2 | Power-good status outputs | Open-drain indicators confirm regulated output voltage within ±102mV of target; configurable hysteresis. |
| TS1/TS2 | Power-stage thermal/fault inputs | Monitor combined temperature and fault status from dual power-train devices; trigger shutdown on overtemperature. |
| VDD3P3, LX, PGND | Integrated buck regulator terminals | VDD3P3 supplies 3.3V logic; LX connects to 1µH inductor; PGND is dedicated regulator ground - decouples analog/digital noise paths. |
| SDA/SCL/ALERT | PMBus interface | Standard SMBus 2.0 open-drain interface; ALERT asserts on fault events for system-level interrupt handling. |
Key Features
| Feature | Design Value |
|---|---|
| Advanced Modulation Scheme (AMS) | Dynamic PWM edge adjustment improves load-step response by >50% vs. fixed-frequency PWM, reducing required output capacitance by up to 30%. |
| Orthogonal Current Rebalancing (OCR) | Actively equalizes per-phase current across all assigned phases, minimizing thermal hotspots and extending power-stage lifetime. |
| Integrated 700mA Buck Regulator | Eliminates external bias supply; powers controller core and up to six power stages from single 3.3V input, simplifying BOM and layout. |
| Lossless Current Sensing Interface | Accepts current-mode feedback (not voltage) from Maxim power stages, providing ±1.5% current measurement accuracy independent of temperature or component tolerance. |
| Resistor-Strapped Initial Configuration | Five external resistors set default VOUT, switching frequency, PMBus address, and current limit - enables bring-up without firmware or PMBus host. |
Applications
| ASIC/FPGA Core Supply | DDR Memory Rail |
|---|---|
Use Scenario: Powering high-performance FPGA or ASIC cores requiring tightly regulated 0.8V–1.2V at up to 150A with fast load transients. IC Role / Device Role / Timing Role: Dual-output multiphase controller managing six PWM phases across two rails; AMS reduces voltage droop during 10A/µs transients. Use Value: Achieves <±6mV regulation error at 1V/150A with coupled inductors, enabling reliable operation at maximum silicon performance. | Use Scenario: Delivering stable 1.2V or 1.35V to DDR4/DDR5 memory subsystems with strict ripple (<30mV) and sequencing requirements. IC Role / Device Role / Timing Role: Configurable dual-rail controller assigning 2–4 phases to DDR VDDQ and 2–4 phases to VDD/VDD2; PGOOD sequencing ensures safe initialization. Use Value: Differential remote sensing maintains ±0.5% voltage accuracy at memory connector, preventing data corruption under dynamic access patterns. |
| Server CPU VR13-Compatible Supply | Networking ASIC Bias Rail |
Use Scenario: Implementing VR13-compliant voltage regulator for dual-socket server CPUs with adaptive voltage positioning (AVP) and telemetry. IC Role / Device Role / Timing Role: PMBus-controlled controller executing AVP via real-time IOUT-based VOUT_COMMAND adjustment; reads current, temperature, and voltage for platform management. Use Value: Nonvolatile storage of PMBus parameters enables consistent boot behavior across reboots; AMS + OCR ensures AVP compliance under rapid load changes. | Use Scenario: Generating isolated 0.95V and 1.8V bias rails for multi-core networking ASICs in 1RU switches with strict thermal constraints. IC Role / Device Role / Timing Role: Dual-output controller driving separate power trains; TS1/TS2 inputs monitor thermal headroom of adjacent ASIC die; FAULT output triggers graceful shutdown. Use Value: Integrated buck regulator powers both controller and power stages from single 3.3V plane, reducing layer count and improving power integrity in dense switch PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2965GQ-Z | Single-output only; no integrated buck regulator; requires external 1.8V bias; supports up to 8 phases but lacks AMS and OCR. | Better suited for cost-sensitive, single-rail applications where thermal balancing and transient optimization are secondary. | Select MP2965GQ-Z when designing single-output systems with existing 1.8V bias and simpler telemetry needs. |
| ISL91302BIRZ-T7A | Dual-output with integrated buck, but limited to 4 phases total; supports only 0.3–1.5V output range; no PMBus v1.3 compliance - uses proprietary I²C command set. | Targeted at mobile/embedded SoCs rather than high-current infrastructure; lacks remote sensing and power-stage thermal monitoring. | Choose ISL91302BIRZ-T7A for compact, battery-powered designs where footprint and quiescent current outweigh telemetry depth. |
Compared with MP2965GQ-Z and ISL91302BIRZ-T7A, the MAX20754ETMA2+T uniquely combines dual-rail flexibility, six-phase scalability, integrated bias generation, AMS-enhanced transients, and full PMBus 1.3 telemetry - making it optimal for infrastructure-class power delivery where reliability, precision, and configurability are mandatory.
Availability
MAX20754ETMA2+T is available at Aetrix Electronics and suitable for communication infrastructure, enterprise servers, and high-end networking equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for MAX20754ETMA2+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs high-performance analog and mixed-signal ICs for power, sensing, and connectivity applications.
The MAX20754 belongs to Maxim's Dual Powertrain™ controller family, engineered specifically for high-efficiency, high-current, digitally managed power delivery in data center and telecom infrastructure.
FAQ
What is the output voltage range supported by the MAX20754ETMA2+T?
The MAX20754ETMA2+T supports an output voltage range of 0.25V to 2.0V per rail, as confirmed by its datasheet revision 6 specification for the ETMA2+ variant. This range is enabled by internal DAC resolution and VOUT_COMMAND register mapping, allowing precise regulation for modern low-voltage ASIC, FPGA, and DDR memory rails. The MAX20754ETMA2+T achieves ±10mV absolute accuracy in the 0.25V–1.0V band and ±1.1% relative accuracy above 1.0V across temperature.
Does the MAX20754ETMA2+T include an integrated power supply for its own operation?
Yes, the MAX20754ETMA2+T integrates a 1.875V buck regulator capable of delivering 700mA, powered from a 3.3V input (VDD3P3). This regulator supplies both the controller's internal logic and external Maxim Dual Powertrain™ power stages, eliminating the need for separate bias supplies. The MAX20754ETMA2+T uses LX, PGND, and VDD3P3 pins to implement this function, with thermal design accounting for 1°C/W junction-to-case resistance.
How does the Advanced Modulation Scheme (AMS) in the MAX20754ETMA2+T improve transient response?
The AMS in the MAX20754ETMA2+T dynamically advances or delays the next PWM pulse edge following a load step - unlike fixed-frequency PWM where edges occur at rigid intervals. During a 10A/µs load increase, AMS reduces voltage droop by >50% compared to conventional control, directly lowering required output capacitance. The MAX20754ETMA2+T allows AMS to be disabled via PMBus command for strict fixed-frequency operation when EMI constraints demand deterministic switching.
Can the MAX20754ETMA2+T be configured without using the PMBus interface?
Yes, the MAX20754ETMA2+T supports resistor-strapped initial configuration using five external precision resistors: RREF sets reference voltage, PGMA–PGMD configure default VOUT, switching frequency, PMBus address, and current limit. This enables full hardware-based bring-up without firmware or PMBus host dependency. All settings remain fully reconfigurable at runtime via PMBus commands, and the MAX20754ETMA2+T stores modified parameters in nonvolatile memory for consistent boot behavior.
What thermal monitoring capabilities does the MAX20754ETMA2+T provide for external power stages?
The MAX20754ETMA2+T provides dedicated TS1 and TS2 inputs that accept combined temperature/fault signals from Maxim Dual Powertrain™ power stages. These inputs enable real-time thermal monitoring of each output rail's power train, triggering FAULT assertion and automatic shutdown if thresholds are exceeded. The MAX20754ETMA2+T reports temperature data via READ_TEMPERATURE_2 with ±1.5% gain accuracy and ±8 LSB offset error, supporting closed-loop thermal management in server and networking platforms.
MAX20754ETMA2+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Applications:
- Power Supply Controller
- Voltage - Input:
- 16V
- Voltage - Supply:
- 1.71V ~ 1.98V, 2.97V ~ 3.63V
- Current - Supply:
- 3 mA
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFN (7x7)
MAX20754ETMA2+T FAQ
1.How can I place an order for MAX20754ETMA2+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX20754ETMA2+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX20754ETMA2+T reliable?
The price and inventory of MAX20754ETMA2+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX20754ETMA2+T is usually 5 days.
3.What payment methods are accepted for MAX20754ETMA2+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX20754ETMA2+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX20754ETMA2+T?
MAX20754ETMA2+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX20754ETMA2+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX20754ETMA2+T?
For technical support, including MAX20754ETMA2+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX20754ETMA2+T requirements.
6.How does Aetrix verify that MAX20754ETMA2+T is sourced from the original manufacturer or authorized distributors?
All MAX20754ETMA2+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX20754ETMA2+T meets industry standards.
7.What is the process for return or replacement of MAX20754ETMA2+T?
All MAX20754ETMA2+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX20754ETMA2+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX20754ETMA2+T part is unused and in its original packaging.
Return procedure for MAX20754ETMA2+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX20754ETMA2+T Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
