Analog Devices Inc./Maxim Integrated MAX20796AGFB+T
- Part No.:
- MAX20796AGFB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 35-PowerVQFN
- Datasheet:
-
MAX20796AGFB+T.pdf
- Description:
- INTEGRATED 2=PHASE, SINGLE SUPPL
- Quantity:
- Payment:

- Shipping:

Inventory:4,759
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX20796AGFB+T from Analog Devices is a dual-phase, PMBus-compliant integrated buck regulator delivering up to 60A from 4.5V–16V input, with 0.5V–5.5V programmable output, fixed-frequency peak-current-mode control, and integrated linear regulators for single-supply operation-designed for point-of-load regulation in high-density server and telecom power systems.
For engineers reviewing the MAX20796AGFB+T datasheet, MAX20796AGFB+T pinout, MAX20796AGFB+T application, or MAX20796AGFB+T equivalent, key selection criteria include its two-phase interleaved architecture, 35-pin FC2QFN package, PMBus 1.3 interface, ±0.8% output voltage accuracy, and support for coupled inductors to minimize output capacitance and thermal stress.
Technical Context
The MAX20796AGFB+T implements a multiphase peak-current-mode control architecture with differential remote sensing (SNSP/SNSN), integrated loop compensation, and lossless current sensing per phase. It supports both coupled and discrete inductor topologies, with 180° phase shift in native dual-phase mode and 120° when extended to three-phase via external power stage.
Its control loop includes dual PI stages-one for voltage error (VERR → PI_V) and one for current-loop error (VIDES → PI_I)-combined with slope compensation and OCR-based current balancing. Startup features monotonic ramping, prebias tolerance up to VOUT_COMMAND, and RESTORE-triggered voltage reversion to pin-strapped setpoint.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 16V - supports common server/telecom rails including 5V, 12V, and 15V inputs without auxiliary supplies. |
| Output Current Capacity | 60A max (dual-phase) - enables high-current PoL delivery with minimal board area; scalable to 90A using external MAX20766 power stage. |
| Output Voltage Range | 0.5V to 5.5V - covers core, I/O, memory (VDDQ), and auxiliary rail requirements with ±0.8% DC accuracy. |
| Switching Frequency | 200kHz to 799kHz - configurable via pin-strap or PMBus; higher frequencies reduce inductor size but increase switching losses. |
| Efficiency | 92% peak / 90% full-load at VIN=12V, VOUT=1V - achieved via low-RDS(on) integrated FETs, optimized gate drive, and lossless current sensing. |
| PMBus Compliance | Revision 1.3 - enables real-time telemetry (VIN, VOUT, IOUT, temperature), fault logging, and dynamic configuration without firmware changes. |
| Junction Temp Range | −40°C to +125°C - qualified for industrial and extended-temperature networking equipment with thermal derating curves provided. |
Pinout & Package
The MAX20796AGFB+T is housed in a 35-pin, 4mm × 10.5mm, 0.5mm pitch FC2QFN package with exposed thermal pad for enhanced heat dissipation in high-power-density applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDH1 / VDDH2 | High-side power supply inputs | Independent inputs for each phase's high-side switch; enable asymmetric input routing or redundancy. |
| LX1 / LX2 | Switching nodes | Direct connection points to external inductors; require low-inductance layout to minimize ringing and EMI. |
| BST1 / BST2 | Bootstrap supplies | Drive high-side gate drivers; require 0.22μF ceramic capacitors placed adjacent to each BST pin. |
| SNSP / SNSN | Differential output voltage sense | Enable Kelvin sensing for ±0.8% regulation accuracy; reject PCB trace IR drop and noise. |
| PGOOD | Power-good indicator | Open-drain signal asserting when VOUT is within ±2.5% of target and regulation is stable. |
| EN | Active-high enable | Starts soft-start sequence upon logic-high transition; supports system-level sequencing with 20µs turn-on response. |
| RESTORE | Output voltage reset trigger | Falling edge restores VOUT to PGMA-set value; includes 10µs deglitch to prevent noise-induced resets. |
| SDA / SCL | PMBus interface | Support 1MHz SMBus timing; allow telemetry readback and dynamic reconfiguration during operation. |
| EB | External LDO FET driver | Drives external nFET to generate efficient 3.3V VLDOIN supply-reducing thermal load vs. internal LDO. |
| TS_FAULT | External power-stage fault input | Accepts open-drain fault signal from MAX20766; disables PWM outputs on assertion to protect downstream circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated loop compensation | Eliminates external compensation network-reduces BOM count and design iteration time while maintaining stability across load and input variations. |
| Monotonic prebias startup | Enables safe ramp-up even when output is precharged to VOUT_COMMAND-critical for hot-swap and multi-rail sequencing in servers. |
| Coupled inductor support | Reduces output current ripple by ~50% vs. discrete inductors, allowing smaller output capacitors and lower thermal stress on bulk caps. |
| Nonvolatile PMBus command storage | Stores up to five critical configurations (e.g., OCP threshold, soft-start time) in OTP-ensures consistent behavior after power cycle without host intervention. |
| Fast average + peak overcurrent protection | Detects faults within microseconds using dual thresholds-average OCP (10–33.3A/ph) for sustained overload, peak OCP (44–62A/ph) for short-circuit events. |
Applications
| Microprocessor Core Supply | Memory VDDQ Regulation |
|---|---|
Use Scenario: Delivering tightly regulated 0.8V–1.2V at up to 60A to high-performance CPUs in rack-mounted servers. IC Role / Device Role / Timing Role: Dual-phase buck controller providing fast transient response (<10µs) and precise voltage tracking via PMBus margining commands. Use Value: Maintains sub-±1% voltage deviation under 40A/µs load steps-preventing CPU throttling or reset during burst workloads. | Use Scenario: Powering DDR4/DDR5 VDDQ rails requiring 1.2V or 1.1V with low noise and high current capability in telecom baseband units. IC Role / Device Role / Timing Role: Point-of-load regulator with differential sensing and 10-bit telemetry ADC enabling real-time VDDQ health monitoring. Use Value: Achieves <15mV p-p output ripple with coupled inductor-meeting JEDEC VDDQ noise specs without added ferrite beads. |
| I/O and Auxiliary Power | Networking ASIC Bias Supply |
Use Scenario: Generating 3.3V or 5.0V auxiliary rails for PCIe switches, PHYs, and management controllers in Open Compute Project (OCP) switches. IC Role / Device Role / Timing Role: Configurable dual-phase regulator supporting multiple output voltages via pin-strap or PMBus-enabling shared PCB design across product variants. Use Value: Reduces bill-of-materials by consolidating three separate 20A converters into one 60A solution with unified telemetry and fault reporting. | Use Scenario: Supplying 0.85V–1.8V bias to high-speed SerDes lanes and packet processors in 400G/800G optical line cards. IC Role / Device Role / Timing Role: High-accuracy, low-noise regulator with PGOOD synchronization and RESTORE-triggered voltage recovery for link training sequences. Use Value: Enables deterministic restart after SERDES lane reset-restoring nominal voltage within 100µs of RESTORE assertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase PMBus buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2960A-AEC1 | Automotive AEC-Q100 qualified; 4.5V–16V input; 60A dual-phase; but lacks RESTORE pin and nonvolatile PMBus storage. | Targeted for automotive ADAS ECUs-not optimized for telecom thermal cycling or server telemetry depth. | Choose MP2960A-AEC1 only if AEC-Q100 compliance is mandatory and RESTORE functionality is unnecessary. |
| ISL91302B | Triple-phase capable (up to 90A); 2.5V–5.5V input; integrates 3x MOSFET drivers-but requires external current-sense resistors and has no PMBus interface. | Designed for mobile SoC power delivery; lacks server-grade telemetry, fault reporting, and digital configurability. | Choose ISL91302B only for battery-powered edge AI devices where analog control and ultra-low quiescent current outweigh digital management needs. |
Compared with MP2960A-AEC1 and ISL91302B, the MAX20796AGFB+T uniquely combines server-grade PMBus 1.3 telemetry, RESTORE-triggered voltage recovery, and seamless scalability to 90A via external power stage-making it optimal for cloud infrastructure where remote monitoring, firmware-updatable margins, and rapid fault recovery are required.
Availability
MAX20796AGFB+T is available at Aetrix Electronics and suitable for server motherboard designs, 5G baseband units, and enterprise storage controllers requiring stable component supply, long-term lifecycle assurance, and full PMBus interoperability.
Supply support for MAX20796AGFB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The MAX20796AGFB+T belongs to Analog Devices' Power Management portfolio, specifically engineered for high-efficiency, digitally controlled point-of-load regulation in datacenter and communications infrastructure where density, telemetry, and reliability are critical.
FAQ
What is the maximum output current supported by the MAX20796AGFB+T in standalone dual-phase mode?
The MAX20796AGFB+T delivers up to 60A continuous output current in native dual-phase configuration, validated under thermal conditions of TA = +55°C with 200LFM airflow. This rating assumes proper PCB layout, adequate copper pour, and use of recommended coupled inductors and output capacitors per the MAX20796CL2EVKIT# reference design. The MAX20796AGFB+T achieves this with peak efficiency of 92% at 12V input and 1V output.
Does the MAX20796AGFB+T support prebias startup, and what is the maximum allowable prebias voltage?
Yes, the MAX20796AGFB+T supports monotonic prebias startup. In two-phase mode, it safely starts regulation even when the output is precharged up to the target VOUT_COMMAND voltage. This capability eliminates reverse current flow and ensures clean power-up in systems with shared output buses or hot-swap controllers. The MAX20796AGFB+T implements internal current limiting and phase alignment to maintain control throughout the ramp, as confirmed in Figure 4 of the datasheet.
How does the RESTORE pin function on the MAX20796AGFB+T, and what is its deglitch timing?
The RESTORE pin on the MAX20796AGFB+T provides hardware-triggered reversion of the output voltage to the pin-strapped value set by the PGMA resistor. A falling edge on RESTORE initiates immediate voltage transition at the same slew rate used during soft-start. To prevent false triggering from noise, the MAX20796AGFB+T incorporates a 10µs deglitch filter on this pin, as specified in the Electrical Characteristics table on page 5 of the datasheet. This ensures robust operation in electrically noisy server backplane environments.
Can the MAX20796AGFB+T operate with only the VDDH supply, or is an external VLDOIN source required?
The MAX20796AGFB+T can operate with only the VDDH supply connected to VLDOIN-enabling true single-rail operation. However, for optimal thermal performance, Analog Devices recommends powering VLDOIN from an external 3.3V source or using the EB pin to drive an external nFET (e.g., SQA410EJ-T1_GE3) to generate an efficient 3V supply. This reduces internal LDO power dissipation, lowers junction temperature, and improves full-load efficiency by up to 2% compared to VLDOIN = VDDH operation.
What package type and thermal characteristics define the MAX20796AGFB+T's mechanical integration?
The MAX20796AGFB+T uses a 35-pin FC2QFN package measuring 4mm × 10.5mm with 0.5mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 32.9°C/W (JEDEC standard) and θJC = 0.20°C/W, enabling direct thermal coupling to heatsinks or inner-layer copper planes. The land pattern (90-100044) and outline (21-100023) are documented on analog.com/packages, ensuring reliable reflow and mechanical stability in high-vibration telecom chassis.
MAX20796AGFB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 35-PowerVQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 200kHz ~ 800kHz
- Voltage/Current - Output 1:
- 0.5 V ~ 5.5 V, 60A
- Voltage/Current - Output 2:
- 0.5V ~ 5.5V, 60A
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 16V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 35-FC2QFN (4x10.5)
MAX20796AGFB+T FAQ
1.How can I place an order for MAX20796AGFB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX20796AGFB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX20796AGFB+T reliable?
The price and inventory of MAX20796AGFB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX20796AGFB+T is usually 5 days.
3.What payment methods are accepted for MAX20796AGFB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX20796AGFB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX20796AGFB+T?
MAX20796AGFB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX20796AGFB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX20796AGFB+T?
For technical support, including MAX20796AGFB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX20796AGFB+T requirements.
6.How does Aetrix verify that MAX20796AGFB+T is sourced from the original manufacturer or authorized distributors?
All MAX20796AGFB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX20796AGFB+T meets industry standards.
7.What is the process for return or replacement of MAX20796AGFB+T?
All MAX20796AGFB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX20796AGFB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX20796AGFB+T part is unused and in its original packaging.
Return procedure for MAX20796AGFB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX20796AGFB+T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
