Analog Devices Inc./Maxim Integrated MAX3107EAG+
- Part No.:
- MAX3107EAG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Controllers
- Package:
- 24-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
MAX3107EAG+.pdf
- Description:
- IC UART SPI/I2C 128 FIFO 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:314
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX3107EAG+ from Maxim Integrated is a dual-interface (I²C/SPI) UART IC with 128-word TX/RX FIFOs, fractional baud-rate generator, and integrated PLL enabling precise 24Mbps max data rates. It supports automatic half-duplex transceiver control, hardware/software flow control, and operates from +2.35V to +3.6V supply across –40°C to +85°C - ideal for RS-485 Profibus-DP industrial fieldbus nodes.
For engineers reviewing the MAX3107EAG+ datasheet, MAX3107EAG+ pinout, MAX3107EAG+ application, or MAX3107EAG+ equivalent, key selection considerations include its 24-pin TQFN (3.5mm × 3.5mm) package, register compatibility with MAX3108/MAX3109, I²C/SPI dual-bus flexibility, low 640µA typical active current at 1Mbaud, and integrated logic-level translation down to 1.7V on controller and transceiver interfaces.
Technical Context
The MAX3107EAG+ implements a fully programmable clocking architecture: an internal PLL with prescaler and fractional baud-rate generator decouples baud accuracy from reference clock stability, supporting high-resolution rate synthesis across wide input frequencies. Its 2x/4x rate modes enable up to 24Mbps operation under SPI clocking up to 26MHz.
It integrates autonomous interface management including auto RTS/CTS, XON/XOFF, echo suppression in half-duplex mode, and 9-bit multidrop filtering with special character detection. Four GPIOs support configurable interrupt triggering, status monitoring, or auxiliary control - all managed via a unified register map accessible over either I²C or SPI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Support | I²C and SPI dual-bus capability - enables drop-in integration into existing microcontroller systems using either protocol without redesign. |
| Max Data Rate | 24Mbps - supports high-speed industrial protocols like Profibus-DP without external timing constraints. |
| FIFO Depth | 128-word transmit and receive FIFOs - reduces host CPU interrupt load and prevents data loss during burst transfers. |
| Supply Voltage Range | +2.35V to +3.6V (VA), +1.71V to +3.6V (VL/VEXT) - allows direct interfacing with 1.8V/2.5V/3.3V logic domains and mixed-voltage systems. |
| Active Current | 640µA typical at 1Mbaud and 20MHz clock - enables battery-powered portable devices with multi-day runtime. |
| Shutdown Current | 20µA typical - ensures ultra-low power state for long-term storage or sleep-mode operation in IoT edge nodes. |
| Operating Temp | –40°C to +85°C - qualified for industrial and automotive under-hood infotainment applications. |
Pinout & Package
MAX3107EAG+ is housed in a 24-pin TQFN package (3.5mm × 3.5mm, 0.5mm pitch) with exposed thermal pad. This compact, thermally efficient package supports high-density PCB layouts and meets JEDEC JESD51-7 thermal standards (θJA = 65°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VA | Analog supply | Powers PLL, oscillator, and UART analog core; requires clean 2.35–3.6V source with local 1µF bypass. |
| VL | Digital logic supply | Supplies I²C/SPI interface logic; supports 1.71–3.6V, enabling 1.8V system compatibility. |
| VEXT | Transceiver logic supply | Drives RX/TX/RTS/CTS pins; independently scalable from VL for level-shifting to RS-232/RS-485 transceivers. |
| SCLK/SCL | Clock input | Shared pin for SPI SCLK or I²C SCL - mode selected by I2C/SPI pin state at power-up. |
| DIN/A1 & DOUT/SDA | Data I/O | Configurable as SPI DIN/A1 (input) or I²C SDA (bidirectional); supports standard I²C addressing (0x60–0x67). |
| CS/A0 | Chip select / address bit | Low-active SPI chip select; also serves as LSB of I²C slave address when used in I²C mode. |
| RX, TX | UART data I/O | Asynchronous serial interface pins - support logic-level translation down to 1.7V; require external transceiver for RS-232/RS-485. |
| RTS/CLKOUT | Flow control output / clock source | Programmable as RTS handshake signal or buffered CLKOUT for daisy-chaining multiple UARTs. |
| CTS | Clear-to-send input | Hardware flow control input - triggers automatic transmitter suspension when asserted. |
| IRQ | Interrupt request | Open-drain output signaling FIFO status, line errors, or special-character events per configured mask. |
| RST | Reset input | Active-low asynchronous reset - initializes registers and clears FIFOs; synchronous release required for reliable startup. |
| GPIO_0–GPIO_3 | General-purpose I/O | Four bidirectional pins with interrupt-on-change and configurable pull-up/down; usable for status LEDs, button inputs, or auxiliary control signals. |
Key Features
| Feature | Design Value |
|---|---|
| Register compatibility with MAX3108/MAX3109 | Enables firmware reuse and hardware interchangeability across UART family variants without driver modification. |
| Integrated PLL + fractional baud-rate generator | Eliminates dependency on crystal frequency precision; achieves ±0.1% baud error across 300bps–24Mbps range. |
| Auto transceiver direction control | Automatically toggles RTS/DE signals in half-duplex RS-485 links with programmable setup/hold timing - removes need for external direction logic. |
| Logic-level translation on all I/O banks | Supports independent 1.7V–3.6V voltage domains on VL, VEXT, and VA - simplifies interface to diverse microcontrollers and transceivers. |
| Deep 128-word FIFOs with flexible interrupt triggers | Reduces host polling overhead; allows programmable trigger levels (1–128 words) per FIFO for optimized latency vs. throughput trade-offs. |
Applications
| Profibus-DP Fieldbus Node | Industrial RS-485 Gateway |
|---|---|
Use Scenario: High-speed deterministic communication between PLC master and distributed I/O slaves in factory automation. IC Role / Device Role / Timing Role: UART bridge translating SPI/I²C commands from ARM Cortex-M host to RS-485 physical layer with auto-direction control. Use Value: 24Mbps capability and 2x/4x rate modes meet Profibus-DP Class 3 timing requirements; fractional baud generator ensures exact 12Mbps nominal rate with <±0.1% error. |
Use Scenario: Protocol-transparent conversion between legacy Modbus RTU devices and modern Ethernet/IP networks via MCU-based gateway. IC Role / Device Role / Timing Role: Dual-bus UART handling simultaneous SPI-host command parsing and RS-485 frame transmission/reception. Use Value: 128-word FIFOs absorb burst traffic from multiple Modbus slaves; auto RTS/CTS prevents overrun during back-to-back polling cycles. |
| Automotive Infotainment Serial Bridge | Portable Medical Diagnostic Interface |
Use Scenario: Connecting Bluetooth/Wi-Fi modules or touch controllers to vehicle head unit SoC over isolated RS-232/RS-485 links. IC Role / Device Role / Timing Role: Low-power UART with integrated logic-level translation bridging 1.8V SoC bus to 3.3V transceiver domain. Use Value: 640µA typical active current and autosleep mode extend battery life in always-on infotainment subsystems; –40°C to +85°C rating ensures reliability under hood conditions. |
Use Scenario: Interfacing ultrasound or ECG sensor modules to portable tablet-based diagnostic software via USB-to-serial adapter. IC Role / Device Role / Timing Role: Compact UART providing IrDA SIR/MIR-compliant encoding/decoding and noise-immune line integrity monitoring. Use Value: Line noise indication flag alerts host to marginal signal quality before CRC errors occur; 3.5mm × 3.5mm TQFN saves >23% board space versus SSOP alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3108EAG+ | Identical pinout and register map; adds integrated 3.3V LDO regulator for single-supply operation. | Preferred where board space is constrained and external 3.3V rail is unavailable - eliminates need for discrete LDO. | Select MAX3108EAG+ if simplifying power design outweighs minor cost increase; otherwise MAX3107EAG+ offers greater supply flexibility. |
| SC16IS752IPW | 2-channel I²C UART with 64-word FIFOs; no SPI interface; lacks fractional baud generator and auto-direction control. | Better suited for multi-port expansion in I²C-only systems; not viable for Profibus-DP or high-precision baud applications. | Choose SC16IS752IPW only for cost-sensitive, lower-speed, multi-UART I²C expansion - not a functional replacement for MAX3107EAG+ in high-performance or SPI-based designs. |
Compared with MAX3108EAG+, the MAX3107EAG+ trades integrated LDO capability for wider supply voltage flexibility and identical performance; versus SC16IS752IPW, it delivers superior baud accuracy, higher speed, and autonomous RS-485 control - making it the only option for deterministic industrial fieldbus implementations.
Availability
MAX3107EAG+ is available at Aetrix Electronics and suitable for industrial automation gateways, automotive infotainment serial bridges, and portable medical diagnostic interfaces requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX3107EAG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The MAX3107EAG+ belongs to Maxim's high-performance UART product line, engineered specifically for robust, low-power, multi-protocol serial bridging in space-constrained and thermally demanding environments.
FAQ
What communication interfaces does the MAX3107EAG+ support?
The MAX3107EAG+ supports both I²C and SPI serial interfaces - selectable at power-up via the I2C/SPI pin state. It uses a shared register map across both buses, allowing seamless integration into systems with either controller architecture. The device supports I²C standard/fast-mode speeds and SPI clock rates up to 26MHz, with full register access including FIFO read/write, configuration, and status monitoring over either interface.
Does the MAX3107EAG+ include an internal oscillator?
Yes, the MAX3107EAG+ integrates a crystal oscillator circuit compatible with 1.8432MHz to 25MHz crystals, eliminating the need for an external oscillator. It also supports external clock sources and features an internal PLL with prescaler and fractional baud-rate generator - enabling highly accurate baud rates independent of crystal tolerance, critical for protocols like Profibus-DP.
How does the MAX3107EAG+ handle RS-485 half-duplex direction control?
The MAX3107EAG+ provides automatic transceiver direction control via its RTS/CLKOUT pin, programmable through the HDplxDelay register. It asserts RTS before transmission and deasserts it after a user-defined hold time, eliminating external direction logic. This feature is essential for reliable RS-485 half-duplex operation in high-speed fieldbus applications such as Profibus-DP, where timing margins are tight.
What power-saving modes are available on the MAX3107EAG+?
The MAX3107EAG+ offers three low-power states: autosleep (45–100µA), forced sleep (same current, synchronous entry), and shutdown (20µA typical). These modes disable the PLL, oscillator, and digital blocks while preserving register contents. Wake-up occurs automatically on serial activity or IRQ assertion - making the MAX3107EAG+ suitable for battery-powered portable and IoT edge devices requiring extended standby duration.
Is the MAX3107EAG+ pin-compatible with other UARTs in the MAX310x family?
Yes, the MAX3107EAG+ shares identical pinout and register-level compatibility with MAX3108EAG+ and MAX3109EAG+. This allows direct PCB-level substitution and firmware reuse across the family. Differences lie in feature sets - e.g., MAX3108 adds an integrated LDO, while MAX3109 includes additional GPIOs - but electrical and mechanical interfaces remain consistent for MAX3107EAG+.
MAX3107EAG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 24-SSOP (0.209", 5.30mm Width)
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.35V ~ 3.6V
- Current - Supply:
- 650µA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SSOP
- Grade:
- -
- Qualification:
- -
MAX3107EAG+ FAQ
1.How can I place an order for MAX3107EAG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX3107EAG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX3107EAG+ reliable?
The price and inventory of MAX3107EAG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX3107EAG+ is usually 5 days.
3.What payment methods are accepted for MAX3107EAG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX3107EAG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX3107EAG+?
MAX3107EAG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX3107EAG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX3107EAG+?
For technical support, including MAX3107EAG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX3107EAG+ requirements.
6.How does Aetrix verify that MAX3107EAG+ is sourced from the original manufacturer or authorized distributors?
All MAX3107EAG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX3107EAG+ meets industry standards.
7.What is the process for return or replacement of MAX3107EAG+?
All MAX3107EAG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX3107EAG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX3107EAG+ part is unused and in its original packaging.
Return procedure for MAX3107EAG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX3107EAG+ Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

