Analog Devices Inc./Maxim Integrated MAX32625IWY+T
- Part No.:
- MAX32625IWY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 63-WFBGA, WLBGA
- Datasheet:
-
MAX32625IWY+T.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 63WLP
- Quantity:
- Payment:

- Shipping:

Inventory:3,418
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX32625IWY+T from Maxim Integrated is an ultra-low-power Arm® Cortex®-M4 with FPU microcontroller designed for wearable and IoT edge nodes. It features 512KB flash, 160KB SRAM, 96MHz/4MHz dual-frequency internal oscillators, 10-bit delta-sigma ADC (7.8ksps), and hardware AES-128/-192/-256 encryption-enabling secure, always-on physiological monitoring in sports watches and medical patches.
For engineers reviewing the MAX32625IWY+T datasheet, MAX32625IWY+T pinout, MAX32625IWY+T application, or MAX32625IWY+T equivalent, key selection criteria include LP0 mode current (600nA with RTC), 5μs wake-up from LP1 sleep, USB 2.0 full-speed device support with integrated transceiver, and flexible I/O voltage (1.8V–3.3V) for mixed-signal sensor interfacing.
Technical Context
The MAX32625IWY+T implements a scalable memory architecture with 8KB instruction cache and SPIX engine for external flash expansion. Its intelligent PMU enables dynamic clock gating and four low-power modes (LP0–LP3), where LP1 retains full SRAM data at 2.56μW while supporting sub-5μs wake-up to 96MHz operation.
It integrates a 10-bit delta-sigma ADC with selectable references (0.05V–5.5V input range), six 32-bit timers, sixteen PWM engines, three SPI masters, two I²C masters, three UARTs, and 1-Wire master-all accessible via up to 40 GPIO pins with individually configurable VDDIO/VDDIOH supplies and Schmitt-trigger inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU - enables efficient floating-point signal processing for sensor fusion and real-time biometric algorithms. |
| Memory | 512KB flash / 160KB SRAM / 8KB instruction cache - supports complex firmware, OTA updates, and local data buffering without external memory. |
| Power Modes | LP0: 600nA (RTC active); LP1: 2.56μW with 5μs wake-up; LP2: 27μA/MHz - extends battery life to years in wearable standby applications. |
| ADC | 10-bit delta-sigma, 7.8ksps, 0.05V–5.5V input range - directly digitizes analog outputs from ECG, temperature, and motion sensors without external signal conditioning. |
| USB Interface | Full-speed USB 2.0 device with integrated transceiver and 3.3V ±5% supply - eliminates external PHY, simplifies debug/data upload, and enables HID-compliant peripheral enumeration. |
| Clock Sources | 96MHz high-performance oscillator + 4MHz ultra-low-power oscillator - allows runtime switching between active sensing and background monitoring states. |
| Security | Hardware AES-128/-192/-256 engine - accelerates encrypted communication and secure firmware storage without CPU overhead. |
Pinout & Package
MAX32625IWY+T is packaged in a 63-ball Wafer-Level Package (WLP), 0.4mm pitch, 3.3mm × 3.3mm footprint, suitable for space-constrained wearables. Pin functions are defined per the official MAX32625/MAX32626 Pin Description table (Rev 6, pp.16–19).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD12 | 1.2V core supply | Must be decoupled with ≥1μF ceramic capacitor; powers CPU, cache, and internal logic; regulated from VDDB or external source. |
| VDD18 | 1.8V digital I/O supply | Supplies GPIO, UART, SPI, I²C logic; supports 1.71V–1.89V range; independent of VDDIO voltage selection. |
| VDDIO / VDDIOH | Programmable I/O voltage rails | VDDIO (1.71V–3.6V) and VDDIOH (≥VDDIO) allow per-pin selection for interfacing with 1.8V, 2.5V, or 3.3V peripherals. |
| AIN0–AIN3 | Analog input channels | Dedicated delta-sigma ADC inputs; AIN0/AIN1 support up to 5.5V with internal resistor divider; AIN2/AIN3 limited to VDD18. |
| DP / DM | USB 2.0 differential data lines | Integrated full-speed transceiver; requires no external termination; DP has internal 1.5kΩ pull-up for device enumeration. |
| RSTN | Active-low reset input | Asynchronous reset asserted when pulled below 0.3×VRTC; monitored by internal POR/BOR circuitry for robust power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Execute-in-Place (SPIX) | Enables direct code execution from external SPI flash, reducing SRAM footprint and enabling >512KB firmware images without external RAM. |
| Flexible Power Management Unit (PMU) | Supports per-peripheral clock gating and autonomous state transitions-e.g., wake on UART RX activity while keeping CPU in LP2. |
| Configurable GPIO Drive Strength | Normal/fast drive modes with programmable slew rate-optimizes EMI and signal integrity for high-speed interfaces like SPI or UART. |
| Real-Time Clock Calibration Output | Provides precise 32.768kHz clock output with ±10ppm stability-enables accurate timekeeping and synchronization in sensor hubs. |
| Peripheral Multiplexing Matrix | Allows any GPIO to serve as UART TX/RX, SPI MOSI/MISO, or I²C SDA/SCL-maximizes layout flexibility and reduces BOM count in compact designs. |
Applications
| Sports Watches | Fitness Monitors |
|---|---|
Use Scenario: Continuous heart-rate and motion tracking during multi-day outdoor activities with Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Primary system controller managing optical sensor acquisition, accelerometer fusion, BLE stack, and rechargeable battery management. Use Value: LP1 mode (2.56μW) enables 7-day battery life with 1Hz HR sampling; 96MHz burst processing handles real-time PPG waveform analysis. | Use Scenario: Wrist-worn activity tracker with step counting, sleep staging, and ambient light-based display brightness control. IC Role / Device Role / Timing Role: Central MCU coordinating 3-axis accelerometer, ambient light sensor, OLED driver, and capacitive touch interface. Use Value: Dual-clock architecture allows 4MHz background sensing (step detection) while reserving 96MHz for brief gesture recognition bursts-reducing average current by 40% vs. fixed-clock MCUs. |
| Wearable Medical Patches | Portable Medical Devices |
Use Scenario: Disposable ECG patch transmitting raw waveform data to smartphone via BLE, requiring clinical-grade signal fidelity and 14-day battery life. IC Role / Device Role / Timing Role: Signal acquisition controller with analog front-end biasing, 10-bit ADC oversampling, and AES-encrypted BLE packet generation. Use Value: Hardware AES engine encrypts each ECG frame before transmission; 10-bit ADC's 58.5dB SNR meets AAMI EC11 requirements for diagnostic-grade biosensing. | Use Scenario: Handheld pulse oximeter with SpO₂ calculation, display, and USB-C data export for clinician review. IC Role / Device Role / Timing Role: Integrated host processor handling red/IR LED timing, photodiode signal capture, SpO₂ algorithm, OLED graphics, and USB mass-storage emulation. Use Value: USB full-speed device mode enables plug-and-play data dump to PC without drivers; 160KB SRAM buffers 60 seconds of raw plethysmograph data for post-processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Arm Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Nordic nRF52840-QIAA | Integrated 2.4GHz BLE radio; 1MB flash/256KB RAM; no hardware AES acceleration; higher active current (3.5mA @ 64MHz) | Better suited for BLE-centric devices needing embedded radio; lacks USB device capability and ultra-deep sleep (LP0 = 1.5μA vs. 600nA) | Select when wireless connectivity is primary and USB is unnecessary; avoid when <1μA RTC-active sleep or USB HID compliance is required. |
| TI MSP432E401Y | ARM Cortex-M4F with 1MB flash/256KB RAM; Ethernet MAC; no integrated USB PHY; LP3 current = 1.1μA (no LP0/LP1 equivalent) | Targets industrial gateways and wired IoT nodes; larger package (128-pin TQFP); higher thermal envelope limits use in thin wearables | Choose for Ethernet-enabled edge nodes; not viable for sub-3.5mm-thick wearables due to package size and power profile mismatch. |
Compared with Nordic nRF52840-QIAA and TI MSP432E401Y, MAX32625IWY+T delivers the lowest deep-sleep current (600nA LP0), integrated USB 2.0 device PHY, and smallest WLP footprint-making it uniquely suited for battery-limited, USB-configurable, and space-constrained medical wearables.
Availability
MAX32625IWY+T is available at Aetrix Electronics and suitable for sports watches, fitness monitors, and wearable medical patches requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MAX32625IWY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-reliability ICs for automotive, industrial, and healthcare applications.
The MAX32625/MAX32626 DARWIN family targets ultra-low-power wearable and IoT endpoints, emphasizing battery longevity, cryptographic security, and sensor integration without external support components.
FAQ
What is the maximum operating frequency of the MAX32625IWY+T CPU core?
The MAX32625IWY+T features an Arm Cortex-M4 with FPU core that operates at up to 96MHz using its internal relaxation oscillator. This frequency is factory-trimmed to ±0.25% for USB compliance and can be dynamically switched to a 4MHz low-power oscillator for extended battery life in always-on monitoring tasks. The 96MHz clock drives full-performance execution from cache or flash memory.
Does the MAX32625IWY+T support USB device functionality without external components?
Yes, the MAX32625IWY+T integrates a full-speed USB 2.0 device controller with a physical transceiver, eliminating the need for external PHY or level-shifters. It supports standard USB device classes including CDC, HID, and MSC, and provides a dedicated 3.3V ±5% VDDB supply rail. The DP pin includes an internal 1.5kΩ pull-up resistor for automatic enumeration as a USB device upon connection.
How does the MAX32625IWY+T achieve ultra-low power consumption in standby mode?
The MAX32625IWY+T achieves 600nA standby current (LP0 mode) with RTC enabled by powering only the real-time clock module and retention regulator from VDD12, while shutting down all other domains-including CPU, flash, SRAM, and peripherals. Its LP1 mode retains full 160KB SRAM content at just 2.56μW and wakes in 5μs, enabling rapid response to sensor interrupts without data loss or boot delay.
Can the MAX32625IWY+T interface with both 1.8V and 3.3V peripherals simultaneously?
Yes, the MAX32625IWY+T supports concurrent 1.8V and 3.3V peripheral interfacing via its dual I/O supply architecture: VDDIO (1.71V–3.6V) and VDDIOH (≥VDDIO). Each GPIO pin can be individually assigned to either supply, allowing direct connection to 1.8V sensors and 3.3V communication ICs without level shifters. Input thresholds scale with the selected supply, ensuring noise-immune logic compatibility.
What ADC performance specifications does the MAX32625IWY+T provide for biomedical sensing?
The MAX32625IWY+T integrates a 10-bit delta-sigma ADC with 58.5dB SNR, ±2 LSB INL, and 7.8ksps sample rate-meeting AAMI EC11 requirements for diagnostic-grade biosignal acquisition. Its input range supports 0.05V–5.5V (AIN0/AIN1 with internal divider), enabling direct connection to photodiode amplifiers and ECG front-ends. The ADC also features programmable gain, buffer bypass, and hardware averaging to optimize resolution for low-amplitude physiological signals.
MAX32625IWY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 63-WFBGA, WLBGA
- Series:
- DARWIN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- 1-Wire, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 4x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -30°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MAX32625IWY+T FAQ
1.How can I place an order for MAX32625IWY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX32625IWY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX32625IWY+T reliable?
The price and inventory of MAX32625IWY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX32625IWY+T is usually 5 days.
3.What payment methods are accepted for MAX32625IWY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX32625IWY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX32625IWY+T?
MAX32625IWY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX32625IWY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX32625IWY+T?
For technical support, including MAX32625IWY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX32625IWY+T requirements.
6.How does Aetrix verify that MAX32625IWY+T is sourced from the original manufacturer or authorized distributors?
All MAX32625IWY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX32625IWY+T meets industry standards.
7.What is the process for return or replacement of MAX32625IWY+T?
All MAX32625IWY+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX32625IWY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX32625IWY+T part is unused and in its original packaging.
Return procedure for MAX32625IWY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX32625IWY+T Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

