My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX32672GTLBL+T
- Part No.:
- MAX32672GTLBL+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
MAX32672GTLBL+T.pdf
- Description:
- M4 CORE 96MHZ, 1024KB (W/ ECC),
- Quantity:
- Payment:
- Shipping:
Inventory:1,277
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX32672GTLBL+T from Analog Devices is an ultra-low-power, high-reliability 32-bit Arm® Cortex®-M4F microcontroller with FPU, 1MB dual-bank flash (ECC-protected), 200KB SRAM (160KB with ECC), and a 12-bit 1Msps SAR ADC. It operates from 1.7V–3.6V across –40°C to +105°C and targets battery-powered medical devices, motion/motor control, and secure radio modem controllers.
For engineers reviewing the MAX32672GTLBL+T datasheet, MAX32672GTLBL+T pinout, MAX32672GTLBL+T application, or MAX32672GTLBL+T equivalent, this page delivers verified technical context, validated pin functions, real-world use cases, and confirmed alternative options for low-power embedded sensor processing designs.
Technical Context
The MAX32672GTLBL+T integrates a resource protection unit (RPU) and memory protection unit (MPU) for system-level security, alongside dual-supply operation support (VCORE/VDD) and brownout detection for robust power sequencing. Its clocking architecture includes internal oscillators (100MHz IPO, 7.3728MHz IBRO, 80kHz INRO) plus external crystal support (16–32MHz, 32.768kHz).
Power management enables five operational modes-ACTIVE, SLEEP, DEEPSLEEP, BACKUP, and STORAGE-with measured current consumption of 59.8μA/MHz at 0.9V/12MHz (CoreMark®) and 350nA RTC current at 1.8V. Peripheral integration includes three I2C (3.4Mbps), three SPI (50Mbps), three 4-wire UARTs, one LPUART, two LPTMRs, and a quadrature decoder with diagnostics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4F with FPU, up to 100MHz - enables floating-point-intensive sensor fusion and motor control algorithms without external coprocessor. |
| Memory | 1MB dual-bank flash (ECC), 200KB SRAM (160KB ECC-enabled) - supports execute-while-write firmware updates and fault-tolerant code execution in harsh environments. |
| ADC | 12-bit, 1Msps SAR with 12 channels and on-die temperature sensor - digitizes analog sensor signals at industrial-grade speed and resolution. |
| Power Efficiency | 3.09μA full memory retention in BACKUP mode at VDD = 1.8V - preserves critical state during extended battery-off periods in portable medical devices. |
| Operating Range | –40°C to +105°C, 1.7V–3.6V supply - qualified for industrial and automotive-adjacent applications requiring wide thermal and voltage margins. |
| Security | ROM-based ECDSA secure bootloader, AES-128/192/256 hardware accelerator, TRNG, SHA-2 - provides cryptographic root-of-trust for secure boot and authenticated firmware updates. |
| Timers | Four 32-bit TMR + two 32-bit LPTMR - enables precise PWM generation, pulse counting, and wake-up from ultra-low-power sleep without CPU intervention. |
Pinout & Package
The MAX32672GTLBL+T is packaged in a 40-pin TQFN-EP (5mm × 5mm, 0.5mm pitch) with exposed pad for thermal dissipation. Pin functions are validated per Analog Devices' official pin description for the 40 TQFN-EP variant (Outline Number 21-0140).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VCORE, VDDA, VREF | Power supply rails | Dual-supply architecture: VCORE powers CPU/core logic (0.7–1.21V), VDD/VDDA power I/O/analog (1.7–3.6V); VREF sets ADC reference precision. |
| RSTN | Active-low reset input | Asynchronous hardware reset; asserted low resets CPU, peripherals, and debug interface while preserving BACKUP RAM contents. |
| HFXIN / HFXOUT | High-frequency crystal oscillator terminals | Supports 16–32MHz external crystal for main system clock; enables precise timing for USB, audio, or high-speed comms when internal IPO insufficient. |
| 32KIN / 32KOUT | Real-time clock crystal terminals | Drives 32.768kHz crystal for RTC operation with <350nA quiescent current - essential for calendar timekeeping in battery-critical applications. |
| LPUART_TX / LPUART_RX | Low-power UART interface | Operates in DEEPSLEEP/BACKUP modes to enable wake-up via serial command without exiting ultra-low-power state - reduces system wake latency and energy overhead. |
| GPIO_0–GPIO_41 | Configurable general-purpose I/O | Up to 42 pins support alternate functions (SPI/I2C/UART/ADC/etc.); all support interrupt capability and configurable pull-up/down for flexible board design. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with ECC | Enables safe over-the-air (OTA) firmware updates via execute-while-write - eliminates downtime and prevents corruption during power loss. |
| 16KB unified cache with ECC | Reduces memory access latency while ensuring instruction/data integrity - critical for deterministic real-time response in motor control loops. |
| Resource Protection Unit (RPU) | Hardware-enforced isolation between firmware modules - prevents unauthorized access to peripherals, memory regions, or cryptographic keys. |
| Quadrature decoder with diagnostics | Directly interfaces with rotary encoders for position/speed feedback in motor drives, with built-in fault detection (phase error, illegal state) to improve system safety. |
| EEPROM emulation on flash | Provides wear-levelled, byte-addressable nonvolatile storage using flash sectors - eliminates need for external EEPROM in data-logging or calibration storage. |
| Secure Cryptographic Accelerator (SCA) | Offloads ECDSA signing/verification and AES encryption/decryption from CPU - reduces firmware latency and power consumption during secure communications. |
Applications
| Motion/Motor Control | Battery-Powered Medical Devices |
|---|---|
Use Scenario: Closed-loop BLDC motor control in portable infusion pumps or wearable therapeutic devices. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms using Cortex-M4F FPU, ADC sampling of current/voltage feedback, and PWM generation via TMR/LPTMR. Use Value: Sub-100μA sleep current and LPUART wake-up enable multi-week battery life while maintaining responsive motor control readiness. |
Use Scenario: Continuous physiological monitoring (ECG, SpO₂) in ambulatory diagnostic patches. IC Role / Device Role / Timing Role: Sensor signal acquisition (12-bit, 1Msps ADC), digital filtering, secure BLE packet preparation, and low-power RTC timestamping. Use Value: ECC-protected memory and ROM-based ECDSA bootloader ensure data integrity and regulatory-compliant firmware authenticity in FDA-classified devices. |
| Optical Communication Modules | Secure Radio Modem Controller |
Use Scenario: Digital signal conditioning and protocol bridging in compact fiber-optic transceivers. IC Role / Device Role / Timing Role: High-speed SPI interface to DSP/FPGA, I2C management of laser driver ICs, and temperature-compensated timing via on-die sensor. Use Value: 50MHz SPI and 3.4Mbps I2C bandwidth meet jitter-sensitive optical module timing budgets without external bus buffers. |
Use Scenario: Host controller for LoRaWAN or NB-IoT modems in smart utility meters or asset trackers. IC Role / Device Role / Timing Role: Secure key storage, AES-encrypted payload processing, LPUART communication with modem IC, and RTC-synchronized transmission scheduling. Use Value: Hardware-accelerated cryptography and 350nA RTC current extend 10-year battery life while meeting ETSI EN 303 131 security requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Arm Cortex-M4F microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5ZIT6 | 880KB flash, 320KB SRAM, no integrated quadrature decoder; uses ST's proprietary crypto library instead of ROM-based ECDSA bootloader. | Lacks dedicated motor control peripherals; requires external components for encoder interfacing and secure boot validation. | Prefer when larger SRAM and USB OTG are required, but accept added BOM cost and firmware validation effort for security. |
| nRF5340 DK | Dual-core (Application + Network), Bluetooth 5.3 LE support, 1MB flash/256KB RAM; lacks 12-bit 1Msps ADC and industrial temp grade (–40°C to +85°C only). | Optimized for wireless SoC use; unsuitable for standalone sensor processing or high-precision analog acquisition without external ADC. | Choose for Bluetooth-connected edge nodes where RF integration outweighs analog performance and extended temperature needs. |
Compared with STM32L4R5ZIT6 and nRF5340 DK, the MAX32672GTLBL+T uniquely combines industrial-grade temperature range, on-chip quadrature decoding, ECC-protected dual-bank flash, and sub-μA RTC operation - making it optimal for safety-critical, battery-constrained sensor hubs requiring zero external analog or security components.
Availability
MAX32672GTLBL+T is available at Aetrix Electronics and suitable for battery-powered medical devices, motion/motor control systems, optical communication modules, and secure radio modem controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MAX32672GTLBL+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The MAX32672GTLBL+T belongs to the DARWIN family of ultra-low-power microcontrollers, designed specifically for complex sensor processing in energy-constrained environments while maintaining functional safety and cryptographic integrity.
FAQ
What is the operating voltage range for the MAX32672GTLBL+T?
The MAX32672GTLBL+T supports dual-supply operation: VCORE from 0.7V to 1.21V and VDD/VDDA from 1.7V to 3.6V. This allows independent optimization of core logic efficiency and I/O/analog interface compatibility, enabling robust performance across diverse battery chemistries and industrial supply rails.
Does the MAX32672GTLBL+T include hardware-based security features?
Yes, the MAX32672GTLBL+T includes a ROM-based ECDSA cryptographic secure bootloader, AES-128/192/256 hardware acceleration engine, True Random Number Generator (TRNG), SHA-2 module, and Secure Cryptographic Accelerator (SCA). These features collectively establish a hardware-rooted chain of trust for secure boot and authenticated firmware updates.
What package type is used for the MAX32672GTLBL+T?
The MAX32672GTLBL+T is supplied in a 40-pin TQFN-EP package (5mm × 5mm, 0.5mm pitch, Outline Number 21-0140) with exposed thermal pad. This compact, thermally efficient package supports high-density PCB layouts while delivering low θJA (28°C/W on four-layer board) for reliable operation in enclosed medical or industrial enclosures.
How does the MAX32672GTLBL+T achieve ultra-low power consumption in backup mode?
The MAX32672GTLBL+T achieves 3.09μA full memory retention in BACKUP mode at VDD = 1.8V by powering down all clocks except the 32.768kHz RTC domain, retaining SRAM contents with minimal leakage, and disabling nonessential regulators. This enables weeks-long data persistence during battery replacement or maintenance windows.
Can the MAX32672GTLBL+T support execute-while-write firmware updates?
Yes, the MAX32672GTLBL+T supports execute-while-write (XW) through its dual-bank flash architecture. While one bank executes active firmware, the other can be reprogrammed - enabling seamless, zero-downtime over-the-air (OTA) updates without halting real-time sensor processing or motor control tasks.
MAX32672GTLBL+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- DARWIN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- FIFO, I2C, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.63V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MAX32672GTLBL+T FAQ
1.How can I place an order for MAX32672GTLBL+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX32672GTLBL+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX32672GTLBL+T reliable?
The price and inventory of MAX32672GTLBL+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX32672GTLBL+T is usually 5 days.
3.What payment methods are accepted for MAX32672GTLBL+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX32672GTLBL+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX32672GTLBL+T?
MAX32672GTLBL+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX32672GTLBL+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX32672GTLBL+T?
For technical support, including MAX32672GTLBL+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX32672GTLBL+T requirements.
6.How does Aetrix verify that MAX32672GTLBL+T is sourced from the original manufacturer or authorized distributors?
All MAX32672GTLBL+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX32672GTLBL+T meets industry standards.
7.What is the process for return or replacement of MAX32672GTLBL+T?
All MAX32672GTLBL+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX32672GTLBL+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX32672GTLBL+T part is unused and in its original packaging.
Return procedure for MAX32672GTLBL+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX32672GTLBL+T Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
