My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX32672GTL+T
- Part No.:
- MAX32672GTL+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
MAX32672GTL+T.pdf
- Description:
- M4 CORE 96MHZ, 1024KB (W/ ECC),
- Quantity:
- Payment:
- Shipping:
Inventory:2,119
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX32672GTL+T from Analog Devices is an ultra-low-power, high-reliability 32-bit Arm® Cortex®-M4F microcontroller with FPU, 1MB dual-bank flash (ECC-protected), 200KB SRAM, and a 12-bit 1Msps SAR ADC. It operates from 1.7V to 3.6V across –40°C to +105°C and targets battery-powered medical devices, motion/motor control, and secure radio modem controllers.
For engineers reviewing the MAX32672GTL+T datasheet, MAX32672GTL+T pinout, MAX32672GTL+T application, or MAX32672GTL+T equivalent, this page delivers verified technical context, power-mode current values, peripheral instance counts, security features (ECDSA secure bootloader, AES-128/192/256 hardware acceleration), and package-specific pin mapping for the 40-pin TQFN-EP variant.
Technical Context
The MAX32672GTL+T integrates a resource protection unit (RPU) and memory protection unit (MPU) for system-level integrity, alongside dual- or single-supply operation support. Its clocking architecture includes internal oscillators (100MHz IPO, 7.3728MHz IBRO, 80kHz INRO) and external crystal support (16–32MHz, 32.768kHz).
Power management supports five operational modes: ACTIVE (56.6μA/MHz @ 1.1V/100MHz), SLEEP, DEEPSLEEP, BACKUP (3.09μA full memory retention @ VDD = 1.8V), and STORAGE. Wake-up sources include LPUART and low-power timers (LPTMR), enabling deterministic low-energy sensor polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4F with FPU, up to 100MHz - enables real-time floating-point sensor fusion without external coprocessor. |
| Memory | 1MB dual-bank flash with ECC + 200KB SRAM (160KB with ECC enabled) - supports execute-while-write and live firmware updates with error resilience. |
| ADC | 12-bit, 1Msps SAR ADC with 12 external channels and on-die temperature sensor - digitizes analog sensor signals at industrial-grade speed and resolution. |
| Power Efficiency | 3.09μA in BACKUP mode with full SRAM retention @ VDD = 1.8V - preserves state during extended battery outages without volatile data loss. |
| Security | ROM-based ECDSA cryptographic secure bootloader + AES-128/192/256 hardware accelerator + TRNG - establishes root-of-trust and accelerates authenticated boot and encrypted communications. |
| Peripherals | Up to 42 GPIO, 3× SPI (50Mbps), 3× I²C (3.4Mbps), 3× UART + 1× LPUART, 4× TMR + 2× LPTMR, quadrature decoder, I²S - provides scalable connectivity for mixed-signal edge nodes. |
| Operating Range | –40°C to +105°C, 1.7V to 3.6V supply - qualified for industrial and medical environments with wide thermal and voltage margins. |
Pinout & Package
The MAX32672GTL+T is housed in a 40-pin TQFN-EP (Package Code T4055+1, Outline 21-0140) with exposed pad for thermal dissipation. Pin functions are defined per the official MAX32672 pin configuration diagram for the 40-pin variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VCORE | Power supply inputs | Dual-supply operation: VCORE (core logic), VDDA (analog/ADC), VDD (I/O) - enables independent noise isolation and voltage scaling. |
| RSTN | Active-low reset input | Asynchronous reset with internal brownout detection - ensures reliable initialization during supply transients. |
| HFXIN / HFXOUT | High-frequency crystal oscillator interface | Supports 16–32MHz external crystal for precise timing-critical peripherals (e.g., USB, high-speed SPI). |
| 32KIN / 32KOUT | Real-time clock crystal interface | Drives 32.768kHz crystal for RTC operation with ultra-low-power wake-up capability (350nA @ VDD = 1.8V). |
| LPUART_TX / LPUART_RX | Low-power UART interface | Operates in BACKUP/DEEPSLEEP modes - enables asynchronous host communication without exiting ultra-low-power states. |
| ADC_IN0–ADC_IN11 | Analog input channels | 12 dedicated pins for SAR ADC - supports simultaneous sampling of multi-sensor analog front-ends. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with ECC | Enables atomic firmware updates and prevents silent corruption in harsh EMI or radiation-prone environments. |
| 16KB unified cache with ECC | Improves instruction/data throughput while maintaining fault tolerance for safety-critical code execution. |
| Resource Protection Unit (RPU) | Hardware-enforced access control for peripherals and memory regions - prevents unauthorized register writes or DMA access. |
| Ultra-low-power RTC (350nA) | Provides timekeeping and alarm wake-up during longest battery-off intervals without auxiliary power source. |
| Quadrature decoder with diagnostics | Directly interfaces rotary encoders for motor position/speed feedback with built-in fault detection (phase error, stall). |
Applications
| Motion/Motor Control | Battery-Powered Medical Devices |
|---|---|
Use Scenario: Closed-loop BLDC motor control in portable infusion pumps or wearable therapeutic devices. IC Role / Device Role / Timing Role: Real-time PWM generation, quadrature encoder decoding, and analog sensor acquisition for torque/speed regulation. Use Value: Low-power timers and integrated ADC eliminate external signal conditioning, reducing BOM count and PCB area while sustaining >10-hour runtime on coin-cell batteries. |
Use Scenario: Continuous physiological monitoring (ECG, SpO₂) in ambulatory diagnostic patches. IC Role / Device Role / Timing Role: Sensor hub aggregating analog biosignals, performing on-chip filtering, and securely transmitting via BLE. Use Value: ECC-protected memory and secure bootloader ensure regulatory compliance (IEC 62304 Class B), while BACKUP mode retains patient session data during battery swaps. |
| Optical Communication Modules | Secure Radio Modem Controller |
Use Scenario: Transceiver control in fiber-optic SFP+ modules requiring precise laser bias and temperature compensation. IC Role / Device Role / Timing Role: High-accuracy temperature sensing (on-die ADC), I²C master for DAC/TEC control, and SPI slave for host command parsing. Use Value: 12-bit ADC with 1Msps sampling captures rapid thermal drift, enabling sub-degree closed-loop TEC control without external precision converters. |
Use Scenario: Command-and-control processor in LoRaWAN or NB-IoT gateways handling secure over-the-air (OTA) updates. IC Role / Device Role / Timing Role: Cryptographic co-processor executing ECDSA signature verification and AES decryption prior to firmware validation. Use Value: Hardware-accelerated crypto reduces OTA update latency by >70% versus software-only implementations, minimizing radio-on time and energy consumption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power Arm Cortex-M4F microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32L4R5ZIT6 | 1.2MB flash, no on-die temperature sensor, lacks quadrature decoder; 80MHz max CPU, no ROM-based ECDSA bootloader. | Targeted at general-purpose ultra-low-power IoT nodes, not motor control or medical-grade data integrity. | Choose when cost sensitivity outweighs need for integrated motor interface or certified secure boot. |
| nRF5340 DK | Dual-core (application + network), Bluetooth 5.3 stack included, but only 512KB flash, no ECC on RAM, no 12-bit 1Msps ADC. | Optimized for wireless SoC integration; requires external ADC for high-fidelity analog sensing. | Prefer when BLE/Wi-Fi coexistence and protocol stack offload are primary requirements over analog processing fidelity. |
Compared with STM32L4R5ZIT6 and nRF5340 DK, the MAX32672GTL+T uniquely combines ECC-protected dual-bank flash, integrated quadrature decoder, and 12-bit 1Msps ADC in a 40-pin TQFN - making it optimal for space-constrained, safety-aware sensor edge nodes demanding both analog precision and cryptographic integrity.
Availability
MAX32672GTL+T is available at Aetrix Electronics and suitable for battery-powered medical devices, motion/motor control systems, and secure radio modem controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for MAX32672GTL+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The MAX32672GTL+T belongs to the DARWIN family of ultra-low-power microcontrollers, designed specifically for complex sensor processing in energy-constrained, high-reliability applications such as portable medical instrumentation and industrial edge nodes.
FAQ
What is the maximum operating frequency of the MAX32672GTL+T?
The MAX32672GTL+T features an Arm Cortex-M4F core with floating-point unit capable of running at up to 100MHz. This frequency is achievable under ACTIVE mode with the internal 100MHz high-frequency oscillator (IPO) and proper voltage supply (≥1.1V). The device maintains full peripheral functionality-including all timers, ADC, and communication interfaces-at this speed.
Does the MAX32672GTL+T support execute-while-write (XIP) flash operations?
Yes, the MAX32672GTL+T implements dual-bank flash architecture that enables true execute-while-write functionality. One bank can be read (executing code) while the other is being programmed or erased - essential for seamless firmware updates without halting real-time operations. This capability is confirmed in the device's memory subsystem documentation and supported in the MAX32672GTL+T's ROM bootloader.
What power modes does the MAX32672GTL+T support, and what is the lowest active current draw?
The MAX32672GTL+T supports five power modes: ACTIVE, SLEEP, DEEPSLEEP, BACKUP, and STORAGE. In BACKUP mode with full SRAM retention at VDD = 1.8V, it draws just 3.09μA - the lowest active-retention current among its class. The ultra-low-power RTC consumes only 350nA in the same condition, enabling years of timekeeping on small batteries.
Is the MAX32672GTL+T pin-compatible with other variants in the MAX32672 family?
No, the MAX32672GTL+T (40-pin TQFN-EP) is not pin-compatible with the 56-pin TQFN or 64-pin eWLB variants. Pin count, layout, and peripheral mapping differ significantly across packages. For example, the 40-pin version omits certain I²S and secondary SPI signals present in larger packages. Migration requires PCB redesign and signal reassignment.
What security features are implemented in hardware on the MAX32672GTL+T?
The MAX32672GTL+T includes a ROM-based ECDSA cryptographic secure bootloader, AES-128/192/256 hardware acceleration engine, True Random Number Generator (TRNG), SHA-2 module, and CRC accelerator. These features enable secure boot, encrypted firmware updates, and authenticated communication - all without software overhead. The MAX32672GTL+T also supports secure key storage and hardware-enforced memory protection via MPU/RPU.
MAX32672GTL+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- DARWIN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- FIFO, I2C, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.63V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MAX32672GTL+T FAQ
1.How can I place an order for MAX32672GTL+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX32672GTL+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX32672GTL+T reliable?
The price and inventory of MAX32672GTL+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX32672GTL+T is usually 5 days.
3.What payment methods are accepted for MAX32672GTL+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX32672GTL+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX32672GTL+T?
MAX32672GTL+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX32672GTL+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX32672GTL+T?
For technical support, including MAX32672GTL+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX32672GTL+T requirements.
6.How does Aetrix verify that MAX32672GTL+T is sourced from the original manufacturer or authorized distributors?
All MAX32672GTL+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX32672GTL+T meets industry standards.
7.What is the process for return or replacement of MAX32672GTL+T?
All MAX32672GTL+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX32672GTL+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX32672GTL+T part is unused and in its original packaging.
Return procedure for MAX32672GTL+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX32672GTL+T Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
