My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX32672GTNBL+T
- Part No.:
- MAX32672GTNBL+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Microcontrollers
- Package:
- 56-WFQFN Exposed Pad
- Datasheet:
-
MAX32672GTNBL+T.pdf
- Description:
- M4 CORE 96MHZ, 1024KB (W/ ECC),
- Quantity:
- Payment:
- Shipping:
Inventory:2,301
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX32672GTNBL+T from Analog Devices is an ultra-low-power Arm® Cortex®-M4F microcontroller with FPU, 1MB dual-bank flash (ECC-protected), 200KB SRAM (160KB with ECC), and a 12-bit 1Msps SAR ADC - designed for battery-powered medical devices, motion/motor control, and secure radio modem controllers requiring high reliability and extended runtime.
For engineers reviewing the MAX32672GTNBL+T datasheet, MAX32672GTNBL+T pinout, MAX32672GTNBL+T application, or MAX32672GTNBL+T equivalent, this page delivers verified specifications, package mapping to the 40-pin TQFN-EP (T4055+1), validated low-power modes (3.09μA BACKUP, 350nA RTC), secure boot via ROM ECDSA bootloader, and confirmed peripheral mix including LPUART, dual low-power timers, and quadrature decoder.
Technical Context
The MAX32672GTNBL+T implements a dual-supply architecture (1.7V–3.6V) with independent VCORE/VDD rails, enabling fine-grained power gating across ACTIVE, SLEEP, DEEPSLEEP, BACKUP, and STORAGE modes. Its clocking system integrates four oscillators: 100MHz IPO, 7.3728MHz IBRO, 80kHz INRO, and external 32.768kHz ERTCO - all selectable per mode to optimize performance vs. current draw.
Memory subsystem includes ECC on full 1MB flash, 200KB SRAM (160KB ECC-enabled), and 16KB unified cache (ECC-protected), ensuring deterministic execution in harsh environments. Security is enforced via ROM-based ECDSA secure bootloader, AES-128/192/256 hardware accelerator, TRNG, SHA-2, and CRC modules - all accessible without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4F with FPU, up to 100MHz - enables floating-point sensor fusion and real-time motor control without external DSP. |
| Flash Memory | 1MB dual-bank flash with ECC - supports execute-while-write and live firmware upgrades without halting operation. |
| SRAM | 200KB total; 160KB with ECC enabled - retains critical context during low-power modes while ensuring data integrity. |
| ADC | 12-bit SAR, 1Msps, 12-channel - digitizes analog sensor inputs (e.g., temperature, pressure) at industrial-grade speed and resolution. |
| Low-Power Performance | 3.09μA in BACKUP mode (VDD = 1.8V) with full memory retention; 350nA RTC current - extends battery life in always-on monitoring applications. |
| Security | ROM ECDSA secure bootloader + AES-128/192/256 hardware engine + TRNG + SHA-2 - provides root-of-trust for secure boot and encrypted communications. |
| Operating Temp | -40°C to +105°C - qualified for industrial and medical environments where thermal stability is mission-critical. |
Pinout & Package
The MAX32672GTNBL+T is housed in a 40-pin TQFN-EP package (package code T4055+1, outline 21-0140), with exposed pad for thermal dissipation and optimized layout for low-noise analog/digital separation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VCORE | Power supply rails | VDD (1.7–3.6V digital), VDDA (analog domain), VCORE (core logic) - enable independent regulation and noise isolation for mixed-signal operation. |
| RSTN | Active-low reset input | Asynchronous reset signal; internal brownout detection ensures safe reset during supply transients. |
| HFXIN / HFXOUT | High-frequency crystal interface | Supports 16–32MHz external crystal for precise timing; optional external clock input for CPU/LPUART/LPTMR. |
| 32KIN / 32KOUT | Real-time clock oscillator interface | Connects to 32.768kHz crystal for low-power RTC operation with 350nA quiescent current. |
| LPUART_TX / LPUART_RX | Low-power UART interface | Operates in deepest sleep modes to enable wake-up on serial data without compromising battery life. |
| GPIO_0–GPIO_39 | General-purpose I/O | Up to 42 pins with alternate functions (SPI/I2C/UART/ADC); configurable pull-up/down and drive strength for flexible board design. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with ECC | Enables seamless firmware updates and guarantees code execution integrity under radiation or voltage stress. |
| 12-channel 1Msps SAR ADC + on-die temp sensor | Supports simultaneous multi-sensor acquisition (e.g., ECG + temperature) with no external signal conditioning required. |
| Two low-power 32-bit timers (LPTMR) | Run independently in BACKUP mode for pulse counting or wake-up triggers - no CPU involvement needed. |
| Quadrature decoder with diagnostics | Dedicated hardware for motor position/speed sensing with built-in fault detection (phase loss, illegal state). |
| Resource Protection Unit (RPU) | Hardware-enforced privilege separation between secure/non-secure code regions - prevents unauthorized access to peripherals or memory. |
Applications
| Wearable Medical Sensors | Motion-Controlled Industrial Actuators |
|---|---|
Use Scenario: Continuous physiological monitoring (ECG, SpO₂) in patch-style wearable devices powered by coin-cell batteries. IC Role / Device Role / Timing Role: Primary MCU executing sensor fusion algorithms, managing ultra-low-power sleep/wake cycles, and securing telemetry transmission. Use Value: 3.09μA BACKUP mode preserves RAM state for rapid resume; 12-bit 1Msps ADC captures clean biopotential waveforms without external amplifiers. |
Use Scenario: Closed-loop position control of BLDC motors in factory automation systems operating at -40°C to +105°C. IC Role / Device Role / Timing Role: Real-time motor controller interfacing with quadrature encoders, generating PWM via TMR/LPTMR, and handling safety-critical fault responses. Use Value: Integrated quadrature decoder with diagnostics eliminates external logic; ECC-protected flash ensures firmware reliability over 10+ year deployments. |
| Secure Optical Communication Modules | Battery-Powered Environmental Monitoring Nodes |
Use Scenario: Low-SWaP optical transceivers in ruggedized field-deployed radios requiring cryptographic key management and tamper-resistant boot. IC Role / Device Role / Timing Role: Secure modem controller managing AES-encrypted data streams, ECDSA-signed firmware updates, and precise timing for optical symbol alignment. Use Value: ROM-based ECDSA bootloader and hardware AES engine prevent firmware rollback and side-channel attacks - certified for FIPS 140-2 Level 1 readiness. |
Use Scenario: Long-life wireless sensor nodes measuring air quality, humidity, and particulate matter in remote locations with solar/battery hybrid power. IC Role / Device Role / Timing Role: System-on-chip managing multi-sensor polling, low-power RF transmission (via UART-to-LoRa bridge), and RTC-triggered wake-ups every 15 minutes. Use Value: 350nA RTC current minimizes baseline drain; LPUART allows asynchronous wake-up on incoming configuration commands without waking CPU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX32670GTNBL+ | Same Cortex-M4F core but 512KB flash, 96KB SRAM, no dual-bank flash or ECC on SRAM - lower cost, reduced security and upgrade capability. | Suitable for simpler sensor nodes without live firmware updates or stringent data integrity requirements. | Select when BOM cost sensitivity outweighs need for ECC, dual-bank flash, or full 200KB SRAM retention. |
| STM32L562VEJ6 | Arm Cortex-M33 with TrustZone, 512KB flash, 256KB SRAM, but higher active current (114μA/MHz vs. 56.6μA/MHz at 100MHz) and no integrated quadrature decoder. | Better for general-purpose secure IoT edge nodes; lacks dedicated motor control peripherals and ultra-low-power RTC. | Choose when hardware-isolated secure enclaves (TrustZone) are mandatory, and motor control features are not required. |
Compared with MAX32672GTNBL+T, MAX32670GTNBL+ trades ECC and dual-bank flash for cost reduction, while STM32L562VEJ6 emphasizes TrustZone security over ultra-low-power precision timing and motor-specific hardware - making MAX32672GTNBL+T uniquely suited for battery-constrained, safety-critical motion and medical sensing.
Availability
MAX32672GTNBL+T is available at Aetrix Electronics and suitable for battery-powered medical devices, industrial motor control systems, secure radio modems, and environmental monitoring nodes requiring stable component supply across long product lifecycles.
Supply support for MAX32672GTNBL+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The MAX32672GTNBL+T belongs to the DARWIN family of ultra-low-power microcontrollers, engineered specifically for complex sensor processing in energy-constrained, high-reliability applications - from implantable medical devices to ruggedized industrial controllers.
FAQ
What is the maximum operating frequency of the MAX32672GTNBL+T?
The MAX32672GTNBL+T features an Arm Cortex-M4F core capable of running at up to 100MHz using the internal 100MHz high-speed oscillator (IPO). This frequency is fully supported across its specified operating voltage range (1.7V–3.6V) and temperature range (-40°C to +105°C), enabling real-time signal processing without throttling in demanding applications.
Does the MAX32672GTNBL+T support execute-while-write (XIP) functionality?
Yes, the MAX32672GTNBL+T supports execute-while-write through its dual-bank flash architecture. One bank can be executed while the other is being programmed, allowing seamless firmware updates and live application patches without interrupting real-time operation - a critical capability for medical and industrial systems requiring zero-downtime maintenance.
What low-power modes are available on the MAX32672GTNBL+T, and what is the lowest current consumption?
The MAX32672GTNBL+T offers five low-power modes: SLEEP, DEEPSLEEP, BACKUP, STORAGE, and RTC-only. The lowest current draw is 350nA in RTC-only mode (VDD = 1.8V), while BACKUP mode consumes 3.09μA with full 200KB SRAM retention - both enabling multi-year operation on small batteries or energy-harvesting sources.
Is the MAX32672GTNBL+T pin-compatible with other devices in the MAX3267x family?
No, the MAX32672GTNBL+T is not pin-compatible with other MAX3267x variants such as the MAX32670 or MAX32675. While sharing the same 40-pin TQFN-EP footprint (T4055+1), pin assignments for peripherals like SPI, I2C, and ADC differ across the family - requiring board-level redesign for substitution. Always verify pin mapping against the specific device's datasheet.
What security features are implemented in hardware on the MAX32672GTNBL+T?
The MAX32672GTNBL+T integrates multiple hardware security blocks: ROM-based ECDSA secure bootloader, AES-128/192/256 encryption engine, True Random Number Generator (TRNG), SHA-2 hash accelerator, CRC module, and Resource Protection Unit (RPU). These operate independently of the CPU, enabling secure boot, encrypted firmware updates, and tamper-resistant key storage without software overhead.
MAX32672GTNBL+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package/Case:
- 56-WFQFN Exposed Pad
- Series:
- DARWIN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- FIFO, I2C, SPI, UART/USART
- Peripherals:
- AES, Brown-out Detect/Reset, DMA, I2S, POR, PWM, TRNG, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.63V
- Data Converters:
- A/D 12x12b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MAX32672GTNBL+T FAQ
1.How can I place an order for MAX32672GTNBL+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX32672GTNBL+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX32672GTNBL+T reliable?
The price and inventory of MAX32672GTNBL+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX32672GTNBL+T is usually 5 days.
3.What payment methods are accepted for MAX32672GTNBL+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX32672GTNBL+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX32672GTNBL+T?
MAX32672GTNBL+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX32672GTNBL+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX32672GTNBL+T?
For technical support, including MAX32672GTNBL+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX32672GTNBL+T requirements.
6.How does Aetrix verify that MAX32672GTNBL+T is sourced from the original manufacturer or authorized distributors?
All MAX32672GTNBL+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX32672GTNBL+T meets industry standards.
7.What is the process for return or replacement of MAX32672GTNBL+T?
All MAX32672GTNBL+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX32672GTNBL+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX32672GTNBL+T part is unused and in its original packaging.
Return procedure for MAX32672GTNBL+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX32672GTNBL+T Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
