My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX335EUG+T
- Part No.:
- MAX335EUG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MAX335EUG+T.pdf
- Description:
- IC SW SPST-NOX8 150OHM 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,050
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX335EUG+T from Maxim Integrated is a serial-controlled, 8-channel SPST analog switch IC operating over ±4.5V to ±20V supplies with rail-to-rail analog signal handling up to ±15V, 100Ω on-resistance at ±10V, and SPI-compatible three-wire interface - used for precision signal routing in avionics and industrial process control systems.
For engineers reviewing the MAX335EUG+T datasheet, MAX335EUG+T pinout, MAX335EUG+T application, or MAX335EUG+T equivalent, this page delivers verified electrical parameters, daisy-chain timing behavior, TSSOP-24 package mapping, leakage performance across temperature, and real-world multiplexer/SPDT reconfiguration guidance - all confirmed from Maxim's official Rev 4 datasheet (7/2017).
Technical Context
The MAX335EUG+T implements an 8-bit shift register synchronized to SCLK's rising edge, with CS-latched update of switch states; DOUT enables synchronous daisy-chaining of multiple devices. Its internal parallel register drives eight independent CMOS transmission gates, each bidirectional and symmetrical in conduction.
Logic-level translation is handled by dedicated VL-referenced input translators (VIH = 2.4V @ VL = +5V) and clock hysteresis (100mV typ), enabling robust operation with triangle/sine clock waveforms. Reset is triggered by VL falling below 0.8V, forcing all switches OFF and clearing the shift register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports rail-to-rail signal switching without clipping in bipolar systems. |
| On-Resistance (RON) | 100Ω (typ) at VCOM = ±10V - ensures minimal voltage drop and signal distortion in precision analog paths. |
| NO/COM Off-Leakage | ±0.002nA (typ) at ±14V - critical for high-impedance sensor front-ends and low-current measurement circuits. |
| Turn-On/Off Time | 200–400ns (tON), 90–400ns (tOFF) - enables fast channel switching in data acquisition at >1MHz sample rates. |
| SCLK Max Frequency | 2.1MHz - allows full 8-bit configuration in under 4µs, supporting real-time reconfiguration. |
| Off Isolation (OIRR) | 90dB @ 100kHz - suppresses crosstalk between inactive channels in dense signal routing applications. |
| Digital Feedthrough | 100nV·sec - quantifies transient coupling from clock edges into analog channels; mitigated by internal hysteresis and external RC filtering. |
Pinout & Package
MAX335EUG+T is housed in a 24-pin TSSOP package (JEDEC MO-153, 4.4mm × 7.8mm body, 0.65mm pitch), rated for -40°C to +85°C operation and compatible with standard surface-mount reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | SCLK | Serial clock input; rising-edge-triggered shift register clock with 100mV hysteresis for noise immunity. |
| 2 | V+ | Positive analog supply; accepts +4.5V to +20V; powers analog switch core and level translators. |
| 3 | DIN | Serial data input; accepts TTL- or CMOS-level logic referenced to VL; MSB-first 8-bit control word. |
| 4 | GND | Analog ground reference; separate from digital logic ground (VL); must be low-impedance for signal integrity. |
| 5–20 | NO0–NO7 / COM0–COM7 | Eight independent SPST switch terminals; bidirectional, symmetrical, no polarity constraints on NO/COM connections. |
| 21 | V- | Negative analog supply; accepts -4.5V to -20V; defines lower rail for bipolar analog signal range. |
| 22 | DOUT | Serial data output; delayed 8-clock-cycle echo of DIN; enables cascading multiple MAX335EUG+T devices. |
| 23 | VL | Logic supply/reset pin; sets input thresholds (VIH = 2.4V @ VL = +5V); reset asserted when VL < 0.8V. |
| 24 | CS | Chip select; active-low latch enable; rising edge updates switch states from shift register contents. |
Key Features
| Feature | Design Value |
|---|---|
| 8 independently controllable SPST switches | Enables flexible signal path assignment - e.g., 8:1 multiplexer, 4× differential 2:1 mux, or 4× SPDT via terminal reconnection. |
| SPI-compatible serial interface | Three-wire (SCLK/DIN/CS) operation with DOUT feedback; supports CPOL = 0, CPHA = 0 mode for direct MCU integration. |
| Rail-to-rail analog signal handling | ±15V analog swing capability with ±4.5V to ±20V supplies - eliminates need for external level-shifting in wide-dynamic-range systems. |
| Daisy-chainable architecture | Single SCLK/DIN/CS bus controls multiple devices; DOUT of one feeds DIN of next - reduces GPIO count and simplifies PCB routing. |
| Low charge injection (≤70pC) | Minimizes transient glitches during switching in sampled-data systems like precision ADC front-ends or test equipment. |
Applications
| Avionics Signal Routing | Industrial Process Control |
|---|---|
|
Use Scenario: Reconfigurable I/O matrix in flight control computers routing discrete sensor signals (LVDT, synchro) and actuator commands across redundant channels. IC Role / Device Role / Timing Role: SPST switch array controlled via isolated SPI bus; provides fail-safe channel isolation and hot-swap reconfiguration. Use Value: ±15V signal support matches aircraft 28VDC-derived analog rails; 90dB off-isolation prevents cross-channel interference in safety-critical loops. |
Use Scenario: Multiplexing thermocouple, RTD, and 4–20mA loop inputs into a single high-resolution ADC in PLC analog input modules. IC Role / Device Role / Timing Role: 8:1 analog multiplexer with programmable channel selection; updated synchronously via microcontroller SPI. Use Value: 100Ω RON ensures <0.1% gain error across 1kΩ sensor loads; sub-pA leakage preserves accuracy in high-Z thermocouple measurements. |
| Test Equipment Channel Switching | Medical Instrumentation Signal Path |
|
Use Scenario: Automated test system switching between calibration references, DUT inputs, and measurement backplanes under software control. IC Role / Device Role / Timing Role: Precision SPST switch bank with daisy-chained configuration; enables scalable channel expansion without additional MCU pins. Use Value: 200ns turn-on time supports >1MHz switching sequences; 100nV·sec feedthrough meets low-noise requirements for µV-level signal integrity. |
Use Scenario: Selecting among ECG leads, EEG electrodes, and calibration sources in portable patient monitors with battery-powered analog front-end. IC Role / Device Role / Timing Role: Low-leakage analog switch for biopotential signal routing; powered from ±15V isolated supplies with VL = +5V logic. Use Value: ±0.002nA off-leakage prevents DC offset drift in high-gain instrumentation amplifiers; TSSOP-24 footprint saves board space in compact enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1408BRUZ | 8-channel, ±15V SPST, but uses parallel 3-wire interface (not serial); higher RON (1.8Ω typ); requires 8 GPIOs vs. 3 for MAX335EUG+T. | Better for static channel assignment; unsuitable for daisy-chained or space-constrained designs needing minimal control lines. | Choose ADG1408BRUZ when ultra-low on-resistance dominates over control pin count and layout simplicity. |
| MAX4617EUA+T | Quad SPST, serial SPI interface, same TSSOP-8 package; lacks daisy-chain DOUT; max supply ±20V but analog range limited to ±10V. | Applicable only for ≤4-channel needs; cannot scale to 8+ channels without multiple ICs and duplicated control lines. | Choose MAX4617EUA+T for cost-sensitive, low-channel-count systems where board area is less constrained than pin count. |
Compared with ADG1408BRUZ and MAX4617EUA+T, the MAX335EUG+T uniquely balances serial scalability, bipolar ±15V signal handling, and TSSOP-24 packaging - making it optimal for medium-channel-count, reconfigurable analog routing where control-line minimization and daisy-chain expansion are design priorities.
Availability
MAX335EUG+T is available at Aetrix Electronics and suitable for avionics signal routing, industrial process control, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX335EUG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs high-performance analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and communications applications.
The MAX335 product line delivers serially controlled analog switching solutions optimized for systems requiring low-leakage, rail-to-rail signal integrity, and minimal GPIO usage - especially in space-constrained, multi-channel routing architectures.
FAQ
What is the absolute maximum analog signal voltage the MAX335EUG+T can handle?
The MAX335EUG+T supports analog signals from V− − 2V to V+ + 2V, with guaranteed operation up to ±15V (i.e., −15V to +15V) when powered from ±15V supplies. This rail-to-rail capability is confirmed in the Electrical Characteristics table under "Analog Signal Range" (VANALOG = ±15V, TMIN to TMAX). Exceeding ±20V on V+/V− violates Absolute Maximum Ratings and risks permanent damage.
Does the MAX335EUG+T support true daisy-chaining, and how many devices can be cascaded?
Yes - the MAX335EUG+T supports true daisy-chaining via its DOUT pin, which outputs the DIN data stream delayed by exactly eight clock cycles. There is no hard limit on cascade depth; however, timing margins (e.g., tDO = 240–400ns, tDS = 200ns) require careful SCLK frequency derating as chain length increases. The datasheet demonstrates functional operation with multiple devices in Figure 5.
How does the VL pin function beyond logic supply, and what happens if it's tied to V+?
The VL pin sets input logic thresholds (VIH/VIL) and serves as a hardware reset: pulling VL below 0.8V forces all switches OFF and clears the shift register. If VL is tied to V+, the device remains operational but loses reset functionality and shifts to non-TTL logic thresholds - VIH rises to ~11V (at VL = +15V), requiring compatible driver levels.
Can the MAX335EUG+T be used as an 8:1 multiplexer, and what external connections are required?
Yes - configure as an 8:1 mux by connecting COM0 through COM7 together to form the common output node, while NO0–NO7 serve as independent inputs. Control is achieved by loading a single '1' bit into the corresponding position of the 8-bit DIN word. This topology is explicitly validated in the Applications Information section (page 9) of the MAX335EUG+T datasheet.
What is the typical on-resistance variation across temperature and signal voltage for the MAX335EUG+T?
At TA = +25°C and VCOM = ±10V, RON is 100Ω (typ), rising to 150Ω (max). Over temperature (−40°C to +85°C), RON increases by ~20% at +85°C versus +25°C (per MAX335toc02 graph), and varies nonlinearly with VCOM - e.g., 250Ω at VCOM = ±20V (per MAX335toc01). These values are measured with INO = 1mA and are specified in the Electrical Characteristics table.
MAX335EUG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 8
- On-State Resistance (Max):
- 150Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 400ns, 400ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 2pF, 2pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -100dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
MAX335EUG+T FAQ
1.How can I place an order for MAX335EUG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX335EUG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX335EUG+T reliable?
The price and inventory of MAX335EUG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX335EUG+T is usually 5 days.
3.What payment methods are accepted for MAX335EUG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX335EUG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX335EUG+T?
MAX335EUG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX335EUG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX335EUG+T?
For technical support, including MAX335EUG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX335EUG+T requirements.
6.How does Aetrix verify that MAX335EUG+T is sourced from the original manufacturer or authorized distributors?
All MAX335EUG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX335EUG+T meets industry standards.
7.What is the process for return or replacement of MAX335EUG+T?
All MAX335EUG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX335EUG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX335EUG+T part is unused and in its original packaging.
Return procedure for MAX335EUG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX335EUG+T Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
