Analog Devices Inc./Maxim Integrated MAX3371ELT+T
- Part No.:
- MAX3371ELT+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
MAX3371ELT+T.pdf
- Description:
- IC TRNSLTR BIDIRECTIONAL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:9,132
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX3371ELT+T from Maxim Integrated is a bidirectional logic-level translator IC enabling voltage translation between 1.6V–5.5V VL and 2.5V–5.5V VCC domains, supporting up to 2Mbps push-pull and 500kbps open-drain data rates, with <1µA shutdown current and high-impedance I/O during shutdown - used in SPI, I²C, and smart card reader interfaces.
For engineers reviewing the MAX3371ELT+T datasheet, MAX3371ELT+T pinout, MAX3371ELT+T application, or MAX3371ELT+T equivalent, this page delivers verified electrical parameters, µDFN-6 package details, shutdown behavior, timing under defined load conditions, and real-world interface use cases without generic assumptions.
Technical Context
The MAX3371ELT+T implements a dual-rail bidirectional level-shifting architecture with internal 10kΩ pull-up resistors on both I/O VL and I/O VCC pins, enabling compatibility with open-drain drivers like I²C. Its speed-up circuit reduces low-to-high propagation delay by activating transient pull-up switches for 320ns.
SHDN is an active-low control input referenced to VL; pulling SHDN low disconnects internal pull-ups and places both I/Os in high-impedance state while reducing total supply current to <1µA. VL must be ≤ VCC for valid operation, and all logic thresholds are rail-relative (e.g., VIHL = VL – 0.2V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range (VL) | +1.6V to +5.5V - supports direct interface with 1.8V ASICs and 3.3V/5V peripherals |
| Supply Range (VCC) | +2.5V to +5.5V - ensures compatibility with standard microcontroller I/O rails |
| Max Data Rate | 2Mbps @ 10pF (push-pull) - enables high-speed SPI clocking without external buffers |
| Shutdown Current | <1µA - allows battery-powered devices to maintain ultra-low quiescent power in sleep mode |
| I/O Leakage (SHDN) | <1µA - guarantees minimal signal coupling and bus contention in multidrop shutdown states |
| Propagation Delay | 50ns (tPD-VL-LH, 10pF) - meets timing budgets for 20MHz SPI clock edges with margin |
| Logic Thresholds | VILL = 0.15V, VIHL = VL – 0.2V - ensures robust noise immunity across full VL range |
Pinout & Package
MAX3371ELT+T is housed in a 1mm × 1.5mm, 0.5mm pitch, 6-pin µDFN package with wettable flanks, optimized for space-constrained portable designs and reflow-compatible assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VL | Low-voltage logic supply rail - sets input/output reference for I/O VL side; must be ≤ VCC |
| 2 | GND | Analog/digital ground reference - shared return path for both supply domains |
| 3 | I/O VL | Bidirectional data terminal referenced to VL - connects to 1.6V–5.5V side of interface (e.g., I²C SDA) |
| 4 | I/O VCC | Bidirectional data terminal referenced to VCC - connects to 2.5V–5.5V side (e.g., MCU GPIO) |
| 5 | SHDN | Active-low shutdown control - driven to VL for enable; pulled low to enter <1µA standby |
| 6 | VCC | High-voltage logic supply rail - powers internal level-shifting circuitry and pull-ups |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional translation | Enables single-device replacement of two unidirectional translators - reduces BOM count and PCB area |
| Integrated 10kΩ pull-ups | Eliminates external resistors for I²C/SPI open-drain operation - simplifies layout and improves signal integrity |
| Speed-up circuit | Reduces tPD-VL-LH by >80% vs. passive design - maintains duty cycle fidelity at 2Mbps |
| High-impedance shutdown | Allows safe bus sharing in multidrop systems - no need for external isolation switches |
| 1.6V minimum VL | Supports next-gen ultra-low-power processors (e.g., 1.8V/1.2V cores with level-shifted I/O) |
Applications
| Smart Card Readers | SPI Interface Translation |
|---|---|
|
Use Scenario: Translating signals between a 1.8V smart card controller and a 3.3V host processor in portable payment terminals. IC Role / Device Role / Timing Role: Bidirectional level shifter handling CLK, I/O, and RST lines with rail-relative thresholds and sub-100ns propagation. Use Value: Enables direct connection without external logic or voltage dividers - reduces component count and qualification effort. |
Use Scenario: Interfacing a 1.6V FPGA I/O bank to a 3.3V SPI flash memory in embedded instrumentation. IC Role / Device Role / Timing Role: Full-duplex level translator supporting 2Mbps SCLK with matched rise/fall times and low skew. Use Value: Maintains setup/hold timing margins across voltage domains - avoids SPI CRC errors at max rate. |
| I²C Bus Bridging | Portable POS System Interfaces |
|
Use Scenario: Connecting a 1.8V microcontroller's I²C port to 5V sensors and EEPROMs in industrial handheld scanners. IC Role / Device Role / Timing Role: Open-drain compatible translator with internal pull-ups - eliminates external resistors and bus contention risk. Use Value: Supports hot-plug I²C devices while maintaining bus arbitration integrity during VL/VCC domain transitions. |
Use Scenario: Level-shifting between a 2.5V barcode scanner ASIC and 5V display/interface controller in compact retail terminals. IC Role / Device Role / Timing Role: Low-quiescent-current translator with shutdown control - synchronizes with system sleep/wake cycles. Use Value: Cuts standby power by >99% vs. always-on solutions - extends battery life in cordless POS units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | 2-channel, 5V-tolerant I/O, no shutdown, 1.65V–5.5V VL/VCC range, 60Mbps max | Lacks shutdown mode and rail-relative thresholds - requires external pull-ups for I²C | Preferred when higher speed (>2Mbps) and 5V-tolerant inputs are required; not drop-in for MAX3371ELT+T shutdown use cases |
| SN74AVC4T245PW | 4-bit, direction-controlled, 1.2V–3.6V VCCA/VCCB, 3.6V-tolerant I/O, no shutdown | Unidirectional per channel, requires direction pin management - adds MCU GPIO overhead | Selected for multi-signal parallel buses where direction control is acceptable; unsuitable for true bidirectional protocols like I²C |
Compared with TXS0102DCUR and SN74AVC4T245PW, the MAX3371ELT+T uniquely combines true bidirectionality without direction control, integrated pull-ups, and sub-1µA shutdown - making it optimal for space- and power-constrained I²C/SPI bridges where simplicity and ultra-low standby current are critical.
Availability
MAX3371ELT+T is available at Aetrix Electronics and suitable for portable POS systems, smart card readers, and I²C/SPI interface bridging requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX3371ELT+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, medical, communications, and consumer applications.
The MAX337x family targets low-voltage interface bridging in battery-powered and space-constrained systems - delivering rail-to-rail bidirectional translation with minimal external components and ultra-low shutdown current.
FAQ
What is the maximum allowable voltage difference between VL and VCC for reliable operation of the MAX3371ELT+T?
The MAX3371ELT+T requires VL ≤ VCC for correct functionality; the datasheet explicitly states "VL must always be less than or equal to VCC." Violating this condition risks undefined logic thresholds and potential damage. No maximum differential is specified beyond that constraint - typical use cases maintain VL at 1.6V–3.3V and VCC at 3.3V–5.5V.
Does the MAX3371ELT+T require external pull-up resistors when used in I²C applications?
No, the MAX3371ELT+T includes internal 10kΩ pull-up resistors on both I/O VL and I/O VCC pins, eliminating the need for external resistors in standard I²C implementations. This simplifies board layout and ensures consistent bus termination - confirmed in the "Detailed Description" and "Applications Information" sections of the datasheet.
How does the speed-up circuit in the MAX3371ELT+T improve timing performance?
When triggered during a low-to-high transition, the MAX3371ELT+T's speed-up circuit activates internal switches for 320ns to actively pull up I/O VL and I/O VCC, reducing rise time and propagation delay. This results in measured tPD-VL-LH of 50ns (10pF), significantly faster than passive resistor-based translators - directly enabling 2Mbps operation.
Can the MAX3371ELT+T translate signals between a 1.2V domain and a 3.3V domain?
No - the MAX3371ELT+T specifies a minimum VL of +1.6V. Operation below 1.6V is not characterized or guaranteed. For 1.2V interfaces, alternative translators such as the TXB0102 or ADG3308 would be required, as the MAX3371ELT+T's input thresholds (e.g., VILL = 0.15V) and internal circuitry are not validated below 1.6V VL.
What happens to the I/O pins of the MAX3371ELT+T during shutdown mode?
When SHDN is driven low, the MAX3371ELT+T disconnects its internal 10kΩ pull-up resistors and places both I/O VL and I/O VCC pins in a high-impedance state with leakage <1µA. This allows other devices on the same bus to drive the lines freely - a key feature for multidrop I²C or shared SPI configurations.
MAX3371ELT+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 1
- Voltage - VCCA:
- 1.65 V ~ 5.5 V
- Voltage - VCCB:
- 2.5 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull, Tri-State
- Data Rate:
- 3Mbps
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Power Supply Decoupling
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WFDFN
MAX3371ELT+T FAQ
1.How can I place an order for MAX3371ELT+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX3371ELT+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX3371ELT+T reliable?
The price and inventory of MAX3371ELT+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX3371ELT+T is usually 5 days.
3.What payment methods are accepted for MAX3371ELT+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX3371ELT+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX3371ELT+T?
MAX3371ELT+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX3371ELT+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX3371ELT+T?
For technical support, including MAX3371ELT+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX3371ELT+T requirements.
6.How does Aetrix verify that MAX3371ELT+T is sourced from the original manufacturer or authorized distributors?
All MAX3371ELT+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX3371ELT+T meets industry standards.
7.What is the process for return or replacement of MAX3371ELT+T?
All MAX3371ELT+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX3371ELT+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX3371ELT+T part is unused and in its original packaging.
Return procedure for MAX3371ELT+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX3371ELT+T Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

