Analog Devices Inc./Maxim Integrated MAX34406TETG+T
- Part No.:
- MAX34406TETG+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Current Regulation/Management
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
MAX34406TETG+T.pdf
- Description:
- IC CURRENT SENSE 24TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,843
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX34406TETG+T from Maxim Integrated is a quad high-side unidirectional current-sense amplifier with fixed 25V/V gain, ±600µV input offset, and four independent overcurrent comparators each with 1.0V threshold. It delivers analog outputs (OUT1–OUT4) for external ADC interfacing and features latched open-drain SHTDN output activated by any OCx assertion. Used in server power rails and telecom base station current monitoring.
For engineers reviewing the MAX34406TETG+T datasheet, MAX34406TETG+T pinout, MAX34406TETG+T application, or MAX34406TETG+T equivalent, key selection criteria include common-mode range (2.0V to 28V), gain accuracy (±0.6% max), shutdown delay programmability via CDLY capacitor, and TQFN-24 (4mm × 4mm) package compatibility with high-density PCB layouts.
Technical Context
The MAX34406TETG+T implements four independent high-side current-sense amplifiers using matched internal resistors (R1 = 400Ω, ROUTx = 10kΩ) to achieve precise 25V/V gain. Each channel's supply is derived from its INx+ bias voltage, eliminating need for separate amplifier supplies.
Its overcurrent detection architecture uses a fixed 1.0V reference (±20mV hysteresis, ±5mV offset) across all four comparators; outputs OC1–OC4 are logically ORed and fed into a latch whose assertion delay is set by an external capacitor on CDLY (tDLY = CCDLY × VDD/10µA). The SHTDN output remains latched until ENA is toggled low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain | 25V/V - sets full-scale output at 120mV sense voltage for 3.6V minimum INx+, enabling accurate low-current measurement |
| Input Offset Voltage | ±600µV max - limits minimum detectable sense voltage to ~24mV at 25V/V gain before offset dominates error |
| Gain Error | ±0.6% max - contributes ≤0.72mV error at 120mV full-scale output, critical for precision power rail monitoring |
| Common-Mode Range | 2.0V to 28V - supports direct sensing on 3.3V, 5V, 12V, and 24V supply rails without level-shifting circuitry |
| Comparator Threshold | 0.98V to 1.02V - tight 20mV window ensures consistent overcurrent trip point across temperature and supply |
| Supply Voltage (VDD) | 2.7V to 5.5V - compatible with standard logic-supply domains and decoupled via 100nF ceramic capacitor |
| Operating Temperature | −40°C to +85°C - qualified for industrial and telecom infrastructure environments including base stations and servers |
Pinout & Package
MAX34406TETG+T is housed in a 24-pin TQFN-EP package (4mm × 4mm, 0.5mm pitch) with exposed pad (EP) for thermal management. Pin 1 is located at top-left per JEDEC MO-220 standard; EP must be soldered to ground plane for optimal thermal performance and EMI reduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1+ to IN4+ | High-side sense resistor power-side input (bias source) | Provides channel-specific supply voltage; can be left open if unused; supports Kelvin connection for trace resistance immunity |
| IN1− to IN4− | High-side sense resistor load-side input | Differential input referenced to INx+; trace resistance here directly adds gain error (RTRC/R1) |
| OUT1 to OUT4 | Analog output proportional to ILOAD × RSENSE × 25 | Clamped at 6V; drives external ADC; requires optional 100pF–1nF hold capacitor for sample-and-hold stability |
| OC1 to OC4 | Open-drain overcurrent warning outputs | Assert high-impedance when VOUTx > 1.0V; internally ORed to trigger SHTDN after CDLY delay |
| SHTDN | Latched open-drain shutdown output | Stays high-impedance until ENA toggled low; used to disable downstream regulators or controllers during fault |
| CDLY | Capacitor connection for shutdown delay timing | CCDLY sets tDLY = CCDLY × VDD/10µA; capacitor auto-discharged on power-up and when all OCx inactive |
| ENA | Enable/latch reset control | CMOS input: high enables SHTDN latching; low forces SHTDN low and discharges CDLY capacitor |
| VDD, GND, EP | Power, reference, and thermal interface | VDD powers comparators and logic only; GND is analog/digital common; EP must be connected to PCB ground for thermal compliance |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent current-sense channels | Enables simultaneous monitoring of four power rails (e.g., CPU core, memory, I/O, auxiliary) on single IC with minimal board area |
| Fixed 25V/V gain with ±0.6% error | Eliminates external gain-setting components while maintaining <0.72mV absolute output error at full scale |
| Integrated 1.0V overcurrent comparators | Removes need for external voltage references and comparators; reduces BOM count and layout complexity |
| Programmable SHTDN delay via CDLY | Allows rejection of transient overloads (e.g., inrush currents) by setting delay from 3.3ms to 16ms depending on CCDLY and VDD |
| 2.0V to 28V common-mode input range | Supports direct sensing on low-voltage rails (3.3V) and high-voltage rails (24V) without external level shifters or supply translators |
Applications
| Server Power Rail Monitoring | Telecom Base Station PA Bias Control |
|---|---|
|
Use Scenario: Real-time current monitoring of multiple DC/DC converter outputs supplying CPU, GPU, and memory subsystems in rack-mounted servers. IC Role / Device Role / Timing Role: High-side current-sense amplifier providing isolated analog feedback to system management controller (SMC) ADC inputs. Use Value: Enables dynamic power capping and thermal throttling by detecting overcurrent events on individual rails before damage occurs. |
Use Scenario: Monitoring bias current to RF power amplifiers in 4G/LTE base station transceivers where stable PA operation depends on precise current regulation. IC Role / Device Role / Timing Role: Quad-channel current sensor feeding real-time data to FPGA-based closed-loop bias control system. Use Value: Prevents PA thermal runaway by triggering fast shutdown (via SHTDN) upon current excursion beyond safe operating limits. |
| Industrial PLC I/O Module Protection | Smart Grid Distribution Controller Sensing |
|
Use Scenario: Protecting digital output channels in programmable logic controller (PLC) modules against short-circuit faults during field wiring errors or actuator failures. IC Role / Device Role / Timing Role: High-side current monitor per output channel with independent OCx outputs routed to FPGA interrupt lines. Use Value: Provides sub-millisecond fault detection and isolation without requiring microcontroller polling, improving system safety integrity. |
Use Scenario: Measuring load current in intelligent electronic devices (IEDs) deployed in medium-voltage smart grid substations for fault detection and energy metering. IC Role / Device Role / Timing Role: Precision current-sense front-end for isolation amplifier inputs, operating directly from 24V DC control bus. Use Value: Delivers ±0.6% gain accuracy and −40°C to +85°C operation required for outdoor-rated grid equipment with no calibration drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad high-side current-sense amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| INA229AIDGST | Single-channel, 16-bit delta-sigma ADC integrated; 2.7V–36V CM range; no built-in comparators or SHTDN latch | Requires external MCU for overcurrent response; better suited for high-resolution energy metering than fast fault shutdown | Select when high-precision digital output and energy accumulation are prioritized over autonomous hardware fault response. |
| MAX40056ATA+T | Quad-channel, 100V/V fixed gain; ±150µV offset; no integrated comparators; 2.7V–5.5V VDD only | Lacks overcurrent logic and SHTDN output; needs external comparator network for fault handling | Choose when ultra-low offset is mandatory and system-level fault logic already exists in FPGA or ASIC. |
Compared with MAX34406TETG+T, INA229AIDGST trades autonomous hardware shutdown for higher-resolution digitization, while MAX40056ATA+T offers lower offset but requires external fault-handling circuitry-making MAX34406TETG+T uniquely suited for systems needing integrated, latchable overcurrent protection across four rails.
Availability
MAX34406TETG+T is available at Aetrix Electronics and suitable for server power management, telecom base station protection, and industrial PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for MAX34406TETG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for industrial, communications, and computing applications with emphasis on reliability and integration.
The MAX34406 product line delivers integrated high-side current sensing with autonomous overcurrent response for power system monitoring and protection in space-constrained infrastructure equipment.
FAQ
What is the exact gain and gain error specification for MAX34406TETG+T?
The MAX34406TETG+T has a fixed gain of 25V/V. Its gain error is guaranteed at ±0.6% maximum over the full −40°C to +85°C operating temperature range. This specification applies specifically to the 'T' variant (MAX34406T) and is confirmed in the Electrical Characteristics table on page 2 of the official datasheet. The MAX34406TETG+T implements this gain using internal resistor matching (R1 = 400Ω, ROUTx = 10kΩ) and does not require external components to set gain.
How does the SHTDN output behave during an overcurrent event on MAX34406TETG+T?
When any of the four overcurrent comparators (OC1–OC4) asserts due to VOUTx exceeding 1.0V, the MAX34406TETG+T drives SHTDN to high impedance after a programmable delay determined by the capacitor on CDLY. Once asserted, SHTDN remains latched in that state until the ENA pin is actively toggled low. This behavior provides reliable, non-transient fault signaling to downstream power controllers or supervisors without requiring continuous software polling.
Can MAX34406TETG+T operate with a 3.3V supply rail and still monitor a 12V power rail?
Yes. The MAX34406TETG+T separates its logic supply (VDD = 2.7V–5.5V) from its sensing domain: its common-mode input range is 2.0V–28V independent of VDD. So with VDD = 3.3V, it can accurately monitor current on a 12V rail via INx+/INx− inputs while delivering clamped analog outputs (0–6V) compatible with 3.3V ADCs. This dual-domain architecture eliminates level-shifting requirements.
What is the function of the CDLY pin on MAX34406TETG+T, and how is delay calculated?
The CDLY pin on MAX34406TETG+T accepts an external capacitor (CCDLY) to ground that sets the SHTDN assertion delay after overcurrent detection. Delay time is calculated as tDLY = CCDLY × (VDD ÷ 10µA). For example, with VDD = 3.3V and CCDLY = 10nF, tDLY = 3.3ms. The capacitor is automatically discharged at power-up and whenever all OCx outputs return low, ensuring deterministic reset behavior without external circuitry.
Does MAX34406TETG+T require Kelvin connections for accurate current sensing?
Yes - Kelvin (four-terminal) connections are strongly recommended for the sense resistor when using MAX34406TETG+T. PCB trace resistance between RSENSE and INx− introduces direct gain error (ΔG/G ≈ RTRC/R1). With R1 = 400Ω for the 'T' variant, just 4mΩ of trace resistance adds 1% gain error. Using Kelvin layout or a four-terminal resistor minimizes this error and preserves the ±0.6% specified gain accuracy in production systems.
MAX34406TETG+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Current Sense
- Sensing Method:
- High-Side
- Accuracy:
- -
- Voltage - Input:
- 2.7V ~ 5.5V
- Current - Output:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TQFN (4x4)
MAX34406TETG+T FAQ
1.How can I place an order for MAX34406TETG+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX34406TETG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX34406TETG+T reliable?
The price and inventory of MAX34406TETG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX34406TETG+T is usually 5 days.
3.What payment methods are accepted for MAX34406TETG+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX34406TETG+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX34406TETG+T?
MAX34406TETG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX34406TETG+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX34406TETG+T?
For technical support, including MAX34406TETG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX34406TETG+T requirements.
6.How does Aetrix verify that MAX34406TETG+T is sourced from the original manufacturer or authorized distributors?
All MAX34406TETG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX34406TETG+T meets industry standards.
7.What is the process for return or replacement of MAX34406TETG+T?
All MAX34406TETG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX34406TETG+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX34406TETG+T part is unused and in its original packaging.
Return procedure for MAX34406TETG+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX34406TETG+T Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

