Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Special Purpose Amplifiers

Analog Devices Inc./Maxim Integrated MAX3632ETG+T

Name: MAX3632ETG+T
Brand: Analog Devices Inc./Maxim Integrated
SKU: MAX3632ETG+T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MAX3632ETG+T

Manufacturer:: Analog Devices Inc./Maxim Integrated

Category:: Special Purpose Amplifiers

Package:: 24-WFQFN Exposed Pad

Datasheet:: MAX3632ETG+T.pdf

Description:: IC LIMITING AMP 24TQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,855

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MAX3632ETG+T from Maxim Integrated is a DC-coupled burst-mode limiting amplifier for GPON optical line terminal (OLT) receivers, supporting 622Mbps and 1244Mbps data rates per G.984 standard. It converts differential current signals from MAX3630/MAX3631 TIAs into LVPECL output with 4mV_P-P input sensitivity, enabling Class-B optical sensitivity using PIN photodiodes in fiber access networks.

For engineers reviewing the MAX3632ETG+T datasheet, MAX3632ETG+T pinout, MAX3632ETG+T application, or MAX3632ETG+T equivalent, this device is selected for high-dynamic-range burst-mode signal conditioning where deterministic jitter control (<30ps_P-P at 1244Mbps), low-frequency cutoff (<30kHz), and LVPECL-compatible RST/HOLD signaling are critical to GPON OLT timing integrity.

Technical Context

The MAX3632ETG+T integrates a 200Ω differential input stage, 64dB gain stage, and adaptive offset correction loop with CAZ1/CAZ2 capacitor-controlled time constant. Its proprietary common-mode signaling on IN+/IN- simultaneously conveys data and transmits burst reset to upstream TIAs, eliminating need for separate reset lines.

It features LVPECL-compatible RST+/RST− and HOLD+/HOLD− inputs with defined common-mode range (V_CC − 1.49V to V_CC − 1.32V), enabling direct interface to CML/LVPECL controllers. The output buffer delivers controlled-edge LVPECL signals (20%–80% rise/fall <265ps) terminated to V_CC − 2V with 50Ω loads.

Key Specifications

Parameter	Value and Actual Design Meaning
Data Rate	622Mbps and 1244Mbps - supports full GPON OLT burst-mode operation per ITU-T G.984.
Input Sensitivity	4mV_P-P at BER = 10⁻¹⁰ - enables Class-B optical sensitivity with PIN photodiodes at 622Mbps.
Deterministic Jitter	≤30ps_P-P at 1244Mbps - ensures reliable eye opening under burst-mode transient conditions.
Low-Frequency Cutoff	<30kHz - set by external 330nF CAZ capacitor; accommodates up to 72 CID bursts without droop.
Supply Current	100mA typical at +3.3V - defines thermal load and power budget for compact OLT receiver modules.
LVPECL Output Voltage	V_OH = V_CC − 0.88V, V_OL = V_CC − 1.62V (50Ω to V_CC − 2V) - ensures interoperability with standard LVPECL logic interfaces.
Power-Supply Noise Rejection	24dB at f ≤ 10MHz - maintains signal integrity in noisy OLT power domains.

Pinout & Package

MAX3632ETG+T is housed in a 4mm × 4mm, 24-lead thin QFN package with exposed thermal pad (EP) that must be soldered to PCB ground for electrical stability and thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
1, 6, 7, 13, 19, 24	GND	Signal and power ground reference; multiple pins reduce impedance and improve noise immunity.
2, 5, 10, 14, 17, 20, 21	VCC	+3.3V supply input; distributed across 7 pins to minimize IR drop and decoupling requirements.
3, 4	IN+, IN−	Differential data input with 200Ω termination; also carry common-mode burst reset signal to upstream TIAs.
8, 9	RST+, RST−	LVPECL-compatible burst reset input; edge-triggered to disable offset correction loop and arm TIA threshold circuitry.
11, 12	HOLD+, HOLD−	LVPECL-compatible hold control; used to freeze offset correction state between bursts for ranging or extended guard intervals.
15, 16	OUT−, OUT+	LVPECL differential data output; requires 50Ω termination to V_CC − 2V for proper logic levels and edge fidelity.
22, 23	CAZ2, CAZ1	Offset correction loop capacitor terminals; 330nF capacitor sets low-frequency cutoff and loop stability.
18	N.C.	No internal connection; must remain unconnected.
EP	Exposed Paddle	Thermal and electrical ground; mandatory solder connection to PCB ground plane for thermal dissipation and signal integrity.

Key Features

Feature	Design Value
DC-coupled burst-mode architecture	Enables seamless transition between bursts without AC coupling capacitors or baseline wander in GPON upstream signals.
Common-mode reset signaling over IN+/IN−	Eliminates dedicated reset routing; allows 4-pin TO-can integration of MAX3630/MAX3631 TIAs, reducing assembly cost and footprint.
Configurable offset correction hold via HOLD inputs	Supports three distinct timing modes (including ranging-optimized long-hold), improving system-level synchronization flexibility.
LVPECL I/O compatibility with defined V_CM and swing	Guarantees interoperability with standard GPON controller ASICs and clock aligners without level-shifting circuitry.
330nF CAZ capacitor optimization	Ensures stable offset cancellation across temperature (−40°C to +85°C) while meeting GPON's 72-CID burst tolerance requirement.

Applications

622Mbps GPON OLT Receiver	1244Mbps GPON OLT Receiver
Use Scenario: Optical line terminal front-end in fiber-to-the-home (FTTH) systems receiving upstream bursts from multiple ONUs at 622Mbps. IC Role / Device Role / Timing Role: Burst-mode limiting amplifier that conditions TIA output current into clean LVPECL data stream while synchronizing offset correction to guard-time-aligned RST pulses. Use Value: Achieves Class-B optical sensitivity (−28dBm) with PIN photodiode and maintains <30ps_P-P deterministic jitter for error-free burst detection at 622Mbps.	Use Scenario: High-capacity GPON OLT supporting symmetric 1244Mbps upstream in next-generation passive optical networks. IC Role / Device Role / Timing Role: High-bandwidth limiting amplifier providing 1244Mbps data recovery with sub-22ps_RMS random jitter and precise hold/reset timing for multi-ONU ranging. Use Value: Enables full utilization of GPON's higher-rate mode while maintaining BER <10⁻¹⁰ across temperature and process variation.
Burst-Mode Offset Correction Control	GPON Ranging & Calibration Interface
Use Scenario: Dynamic adjustment of DC offset cancellation during variable-length burst reception in multi-ONU environments. IC Role / Device Role / Timing Role: Adaptive offset correction loop controlled via RST and HOLD inputs to eliminate baseline drift between bursts of differing amplitude and duration. Use Value: Reduces deterministic jitter contribution from pulse-width distortion by >50% compared to fixed-offset architectures, directly improving burst error rate.	Use Scenario: Precise timing alignment during ONU ranging phase, where long-duration hold states stabilize amplifier DC operating point. IC Role / Device Role / Timing Role: HOLD-input-enabled offset hold function maintains known DC bias during extended guard intervals, ensuring rapid, jitter-free reacquisition after ranging commands. Use Value: Supports accurate round-trip delay measurement by eliminating offset-induced timing uncertainty during ranging bursts.

622Mbps GPON OLT Receiver

1244Mbps GPON OLT Receiver

Use Scenario: Optical line terminal front-end in fiber-to-the-home (FTTH) systems receiving upstream bursts from multiple ONUs at 622Mbps.

IC Role / Device Role / Timing Role: Burst-mode limiting amplifier that conditions TIA output current into clean LVPECL data stream while synchronizing offset correction to guard-time-aligned RST pulses.

Use Value: Achieves Class-B optical sensitivity (−28dBm) with PIN photodiode and maintains <30ps_P-P deterministic jitter for error-free burst detection at 622Mbps.

Use Scenario: High-capacity GPON OLT supporting symmetric 1244Mbps upstream in next-generation passive optical networks.

IC Role / Device Role / Timing Role: High-bandwidth limiting amplifier providing 1244Mbps data recovery with sub-22ps_RMS random jitter and precise hold/reset timing for multi-ONU ranging.

Use Value: Enables full utilization of GPON's higher-rate mode while maintaining BER <10⁻¹⁰ across temperature and process variation.

Burst-Mode Offset Correction Control

GPON Ranging & Calibration Interface

Use Scenario: Dynamic adjustment of DC offset cancellation during variable-length burst reception in multi-ONU environments.

IC Role / Device Role / Timing Role: Adaptive offset correction loop controlled via RST and HOLD inputs to eliminate baseline drift between bursts of differing amplitude and duration.

Use Value: Reduces deterministic jitter contribution from pulse-width distortion by >50% compared to fixed-offset architectures, directly improving burst error rate.

Use Scenario: Precise timing alignment during ONU ranging phase, where long-duration hold states stabilize amplifier DC operating point.

IC Role / Device Role / Timing Role: HOLD-input-enabled offset hold function maintains known DC bias during extended guard intervals, ensuring rapid, jitter-free reacquisition after ranging commands.

Use Value: Supports accurate round-trip delay measurement by eliminating offset-induced timing uncertainty during ranging bursts.

Equivalent & Alternatives

The following parts are listed as comparable options for similar burst-mode limiting amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX3632ETE+	Same die and functionality; differs only in tape-and-reel packaging (ETE+ = 2.5k/reel vs. ETG+T = 2.5k/reel with different carrier tape spec).	No functional difference; both support identical GPON OLT receiver designs and timing requirements.	Select MAX3632ETG+T for standard automated SMT placement with industry-standard 8mm carrier tape; MAX3632ETE+ may require alternate feeder setup.
MAX3634ETG+	Integrated TIA + limiting amplifier combo; includes built-in transimpedance stage (10kΩ gain) and shares same RST/HOLD timing architecture.	Replaces discrete MAX3630/MAX3631 + MAX3632 signal chain; reduces component count but increases input capacitance and limits photodiode flexibility.	Choose MAX3632ETG+T when optimizing for lowest noise, maximum dynamic range, or custom TIA selection; choose MAX3634ETG+ for space-constrained, cost-sensitive OLT modules requiring single-chip integration.

Compared with MAX3632ETE+, the MAX3632ETG+T offers identical electrical performance and pinout but conforms to different tape-and-reel mechanical specifications for SMT line compatibility; compared with MAX3634ETG+, it provides superior noise floor and design flexibility at the cost of two additional components in the signal path.

Availability

MAX3632ETG+T is available at Aetrix Electronics and suitable for GPON optical line terminal receivers, burst-mode signal conditioning modules, and fiber access network equipment requiring stable component supply across industrial temperature ranges and long product lifecycles.

Supply support for MAX3632ETG+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and RF solutions for communications, computing, and industrial applications.

The MAX3632ETG+T belongs to Maxim's GPON receiver IC family, engineered specifically to meet the stringent burst-mode timing, jitter, and sensitivity requirements of ITU-T G.984-compliant optical line terminals.

FAQ

What is the primary function of the MAX3632ETG+T in a GPON OLT receiver?

The MAX3632ETG+T serves as a burst-mode limiting amplifier that converts differential current signals from transimpedance amplifiers (e.g., MAX3630/MAX3631) into clean LVPECL data outputs. It performs real-time DC offset correction synchronized to burst guard times via RST and HOLD inputs, enabling reliable 622Mbps/1244Mbps upstream signal recovery in GPON optical line terminals. Its design directly addresses GPON-specific challenges including wide dynamic range, fast burst acquisition, and deterministic jitter control.

How does the MAX3632ETG+T handle offset correction during burst-mode operation?

The MAX3632ETG+T implements an adaptive offset correction loop controlled by its RST and HOLD inputs. When RST transitions low during the guard time, the loop is disabled (held), preventing corruption from burst preamble transients. The loop restarts upon detecting the first data transition. Alternatively, HOLD can be asserted before burst end to freeze the correction state-critical for ranging operations. This behavior is enabled by the 330nF capacitor between CAZ1 and CAZ2, setting a low-frequency cutoff below 30kHz to accommodate 72-CID bursts without droop.

Can the MAX3632ETG+T be used with photodiodes other than PIN types?

Yes-the MAX3632ETG+T accepts differential current inputs from any burst-mode transimpedance amplifier, including those paired with avalanche photodiodes (APDs). Its 4mV_P-P input sensitivity and 200Ω differential input impedance are optimized for use with MAX3630/MAX3631 TIAs, which support both PIN and APD configurations. However, the MAX3632ETG+T itself does not interface directly with photodiodes; it relies on upstream TIAs to convert photocurrent into conditioned voltage signals compatible with its IN+/IN− inputs.

What is the significance of the common-mode reset signaling on IN+/IN− pins of the MAX3632ETG+T?

The MAX3632ETG+T uses the common-mode voltage of its IN+/IN− differential pair to transmit the burst-mode reset signal to upstream MAX3630/MAX3631 TIAs. This eliminates the need for a separate reset trace or connector, allowing TIAs to be packaged in low-cost 4-pin TO headers. The technique relies on precise common-mode control and requires DC-coupled interconnects between TIA outputs and MAX3632ETG+T inputs-ensuring simultaneous data transfer and reset propagation with minimal skew and layout complexity.

Is the exposed thermal pad (EP) on the MAX3632ETG+T electrically connected, and how must it be handled?

Yes-the exposed paddle (EP) on the MAX3632ETG+T is electrically connected to ground and must be soldered to the PCB ground plane. This dual-purpose connection provides both low-thermal-resistance heat dissipation (critical for 100mA supply current operation) and low-impedance signal return for high-speed LVPECL outputs and sensitive analog inputs. Failure to solder EP results in degraded jitter performance, increased supply noise susceptibility, and potential thermal shutdown under sustained operation.

MAX3632ETG+T Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc./Maxim Integrated

Series:: -

Package/Case:: 24-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Limiting Amplifier

Applications:: GPON, OLT Receivers

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-TQFN (4x4)

MAX3632ETG+T FAQ

1.How can I place an order for MAX3632ETG+T through Aetrix?

Please submit a Request for Quotation (RFQ) for MAX3632ETG+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MAX3632ETG+T reliable?

The price and inventory of MAX3632ETG+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX3632ETG+T is usually 5 days.

3.What payment methods are accepted for MAX3632ETG+T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX3632ETG+T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MAX3632ETG+T?

MAX3632ETG+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MAX3632ETG+T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MAX3632ETG+T?

For technical support, including MAX3632ETG+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX3632ETG+T requirements.

6.How does Aetrix verify that MAX3632ETG+T is sourced from the original manufacturer or authorized distributors?

All MAX3632ETG+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX3632ETG+T meets industry standards.

7.What is the process for return or replacement of MAX3632ETG+T?

All MAX3632ETG+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX3632ETG+T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MAX3632ETG+T part is unused and in its original packaging.

Return procedure for MAX3632ETG+T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…