Analog Devices Inc./Maxim Integrated MAX4053ACSE+
- Part No.:
- MAX4053ACSE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MAX4053ACSE+.pdf
- Description:
- IC SWITCH SPDT X 3 100OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX4053ACSE+ from Maxim Integrated is a triple single-pole/double-throw (SPDT) CMOS analog switch designed for low-voltage signal routing in precision instrumentation and battery-powered systems. It operates from ±2.7V to ±8V dual supplies or +2.7V to +16V single supply, delivers 100Ω typical on-resistance at ±5V, guarantees 6Ω channel-to-channel on-resistance match (A-suffix), and supports rail-to-rail analog signals up to ±5V with only 0.1nA off-leakage at +25°C.
For engineers reviewing the MAX4053ACSE+ datasheet, MAX4053ACSE+ pinout, MAX4053ACSE+ application, or MAX4053ACSE+ equivalent, key selection criteria include guaranteed on-resistance flatness (<10Ω), break-before-make timing (30ns typ), low charge injection (2pC), high off-isolation (<–90dB at 100kHz), and compatibility with TTL/CMOS logic levels across supply ranges.
Technical Context
The MAX4053ACSE+ implements three independent SPDT switches using matched CMOS transmission gates, each controlled by a dedicated 1-bit address (ADDA) and shared INH enable. Its A-suffix qualification ensures production-tested on-resistance matching (≤6Ω) and flatness (≤10Ω) across all channels and over full analog signal range (±5V).
Internal level translators isolate digital control logic (0.8V–2.4V thresholds) from analog supply domains (V+, V−), enabling robust operation with asymmetric dual supplies or single-ended rails. ESD protection diodes clamp analog pins to V+ and V−, limiting signal excursion but preserving sub-nA leakage performance at +25°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Triple SPDT analog switch - enables independent routing of three bidirectional signal paths (e.g., sensor select, audio channel swap, reference switching) |
| On-Resistance (RON) | 100Ω max at ±5V - ensures minimal signal attenuation and gain error in 600Ω audio or 1kΩ data-acquisition paths |
| On-Resistance Match (∆RON) | 6Ω max (A-suffix) - critical for ratiometric measurements and multiplexer-based PGA calibration |
| Off-Leakage Current | 0.1nA at +25°C - preserves accuracy in high-impedance sensor front-ends (e.g., pH electrodes, piezoresistive bridges) |
| Supply Range | ±2.7V to ±8V dual or +2.7V to +16V single - supports portable designs (3.3V/5V) and industrial rails (±5V, ±12V) |
| Logic Compatibility | 0.8V–2.4V thresholds - interoperates directly with 3.3V/5V TTL and CMOS microcontrollers without level shifters |
| Off-Isolation | <–90dB at 100kHz (50Ω) - prevents crosstalk between active and inactive signal paths in multi-channel systems |
Pinout & Package
MAX4053ACSE+ is housed in a 16-pin narrow SO (SOIC-N) package with 1.27mm pitch, JEDEC MS-012AC compliant, 10.2mm × 5.3mm footprint, and exposed pad not present. Pin functions are validated per Maxim's MAX4053 functional diagram and truth table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive analog/digital supply | Drives internal CMOS gates and sets upper analog signal limit; must be ≥ V− + 2.7V for dual-supply operation |
| V− | Negative analog supply | Sets lower analog signal limit; tied to GND for single-supply use; reverse-biased ESD diode path to analog pins |
| GND | Digital ground reference | Reference for logic inputs only; no analog signal return path - analog signals float between V+ and V− |
| INH | Digital inhibit input | Active-high global disable: drives all three SPDT switches open simultaneously when logic high |
| ADDA | Channel select address | 1-bit control per SPDT section: selects NOA/NCA (A), NOB/NCB (B), or NOC/NCC (C) connection to COMA/COMB/COMC |
| COMA, COMB, COMC | Common terminals | Bidirectional analog I/O ports - may serve as input or output; interchangeable with NO/NC pins |
| NOA–NOC, NCA–NCC | Normally-open / normally-closed terminals | Paired SPDT contacts per section; NOx connects to COMx when ADDA = 1, NCx when ADDA = 0 |
Key Features
| Feature | Design Value |
|---|---|
| PIN-compatible with 74HC4053 | Direct drop-in replacement for legacy HC logic-controlled analog switches without PCB redesign |
| Guaranteed 6Ω RON match (A-suffix) | Enables precision ratiometric sensing and calibrated multiplexing where channel gain/offset tracking is essential |
| Rail-to-rail analog signal handling | Supports full-scale signals from V− to V+ - eliminates clipping in ±5V op-amp stages or unipolar 0–5V ADC drivers |
| Low 2pC charge injection | Minimizes voltage glitch on high-Z nodes (e.g., sample-hold capacitors, sensor bias networks) during switching |
| Break-before-make timing (30ns typ) | Prevents momentary shorting between NO and NC paths - critical for avoiding signal transients in power-sensitive circuits |
Applications
| Audio Signal Routing | Low-Voltage Data Acquisition |
|---|---|
Use Scenario: Switching between microphone inputs, line-level sources, or headphone outputs in portable audio codecs. IC Role / Device Role / Timing Role: Triple SPDT switch routing analog audio paths under microcontroller GPIO control with <30ns break-before-make interval. Use Value: 0.04% THD and <–90dB crosstalk preserve stereo separation and SNR in 600Ω consumer audio interfaces. | Use Scenario: Multiplexing thermocouple, RTD, or strain gauge signals into a single high-resolution ADC in handheld test equipment. IC Role / Device Role / Timing Role: Precision analog switch providing matched on-resistance (≤6Ω) and sub-nA leakage for low-drift front-end signal selection. Use Value: 0.1nA off-leakage at +25°C avoids offset errors in 10MΩ+ sensor bridges; 100Ω RON minimizes gain error in PGA configurations. |
| Battery-Powered Instrumentation | Communications Circuit Switching |
Use Scenario: Enabling/disabling sensor bias networks, reference buffers, or signal conditioning paths in IoT node sensor hubs. IC Role / Device Role / Timing Role: Low-quiescent-current (10µA total supply current) SPDT switch controlled by ultra-low-power MCU wake-up events. Use Value: Single-supply operation down to +2.7V and 0.1nA leakage extend battery life in coin-cell-powered devices beyond 5 years. | Use Scenario: Reconfiguring RF front-end filters, antenna matching networks, or baseband signal paths in software-defined radios. IC Role / Device Role / Timing Role: High-isolation (>–90dB) analog switch isolating transmit/receive paths or selecting calibration standards. Use Value: –90dB off-isolation at 100kHz suppresses LO feedthrough and intermodulation in 50Ω communication subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4053CSE+ | Non-A version: 12Ω max RON match, 1nA off-leakage at +25°C, same pinout and package | Lower-cost option for non-critical ratiometric or low-precision signal routing where leakage & matching tolerances are relaxed | Select MAX4053CSE+ when budget constraints outweigh need for guaranteed 6Ω matching and 0.1nA leakage |
| TMUX1308PWR | Single 8:1 mux (not triple SPDT); 120Ω RON; 1.8V–5.5V supply; 12-pin TSSOP; no dual-supply support | Replaces MAX4053ACSE+ only in single-rail, space-constrained designs requiring higher channel count but sacrificing independent SPDT control | Choose TMUX1308PWR only if system uses 3.3V-only supply and requires 8:1 multiplexing instead of three discrete SPDTs |
Compared with MAX4053CSE+ and TMUX1308PWR, the MAX4053ACSE+ uniquely delivers production-guaranteed 6Ω on-resistance matching and 0.1nA leakage in a triple-SPDT configuration compatible with ±5V and single +3.3V/+5V rails - making it optimal for precision, low-power, and mixed-supply analog routing.
Availability
MAX4053ACSE+ is available at Aetrix Electronics and suitable for battery-operated equipment, audio and video signal routing, and low-voltage data-acquisition systems requiring stable component supply and long-term industrial availability.
Supply support for MAX4053ACSE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs high-performance analog and mixed-signal ICs for industrial, automotive, and communications markets, with emphasis on precision, low power, and integration.
The MAX405x family targets low-voltage analog switching applications demanding rail-to-rail signal handling, sub-nA leakage, and guaranteed matching - specifically engineered for portable instrumentation, sensor interfaces, and signal-path reconfiguration.
FAQ
What is the operating temperature range for MAX4053ACSE+?
The MAX4053ACSE+ is specified for commercial temperature operation from 0°C to +70°C, as indicated by the 'C' suffix in its part number. This range is validated per Maxim's production testing and applies to all electrical characteristics in the datasheet unless otherwise noted. The device remains functional outside this range but parameters such as on-resistance and leakage are not guaranteed beyond 0°C to +70°C. For extended temperature applications, consider the MAX4053AESE+ (–40°C to +85°C) variant.
Does MAX4053ACSE+ support single-supply operation below +3V?
Yes, the MAX4053ACSE+ can operate with a single supply as low as +2.7V per Absolute Maximum Ratings and Typical Operating Characteristics. However, on-resistance increases significantly below +3V (e.g., ~700Ω at +3V), and switching times lengthen. While functional at +2.7V, design margins for signal integrity and timing should be verified empirically. The datasheet does not guarantee performance below +2.7V, and operation near +1.7V is noted only as observable behavior-not a rated condition.
How is the INH pin used in MAX4053ACSE+?
The INH (inhibit) pin on the MAX4053ACSE+ is an active-high digital input that globally disables all three SPDT switches when driven high. When INH = V+, all COM–NO and COM–NC paths are opened regardless of ADDA state. When INH = GND or left floating (via internal pull-down), normal address-controlled switching resumes. This feature enables fast system-level signal isolation - for example, muting audio paths during power-up or disabling sensor inputs during calibration sequences.
Can MAX4053ACSE+ handle bipolar analog signals with a single supply?
No - with a single supply (V− = GND), the MAX4053ACSE+ only supports unipolar analog signals from 0V to V+. Bipolar signal handling (e.g., ±2.5V) requires dual supplies (V+ and V− both non-zero). Attempting to pass negative voltages with V− = GND forward-biases internal ESD diodes, risking excessive current and potential damage. For true bipolar signal routing on single-rail systems, external level-shifting circuitry or a dual-supply configuration is mandatory.
What is the maximum analog signal frequency supported by MAX4053ACSE+?
The MAX4053ACSE+ maintains usable insertion loss and isolation up to ~50MHz in 50Ω systems, as shown in Figure 9 of the datasheet. Off-isolation degrades at ~20dB/decade above 10MHz (e.g., –45dB at 10MHz), so high-frequency applications require careful layout and impedance control. For audio (<20kHz) and DC-coupled sensor signals, bandwidth is not limiting; for RF or high-speed data, verify performance with actual board parasitics, as published specs assume ideal 50Ω source/load conditions.
MAX4053ACSE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 3
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 6Ohm (Max)
- Voltage - Supply, Single (V+):
- 2V ~ 16V
- Voltage - Supply, Dual (V±):
- ±2.7V ~ 8V
- Switch Time (Ton, Toff) (Max):
- 175ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 2pC
- Channel Capacitance (CS(off), CD(off)):
- 2pF, 2pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -90dB @ 100kHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX4053ACSE+ FAQ
1.How can I place an order for MAX4053ACSE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX4053ACSE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX4053ACSE+ reliable?
The price and inventory of MAX4053ACSE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX4053ACSE+ is usually 5 days.
3.What payment methods are accepted for MAX4053ACSE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX4053ACSE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX4053ACSE+?
MAX4053ACSE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX4053ACSE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX4053ACSE+?
For technical support, including MAX4053ACSE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX4053ACSE+ requirements.
6.How does Aetrix verify that MAX4053ACSE+ is sourced from the original manufacturer or authorized distributors?
All MAX4053ACSE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX4053ACSE+ meets industry standards.
7.What is the process for return or replacement of MAX4053ACSE+?
All MAX4053ACSE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX4053ACSE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX4053ACSE+ part is unused and in its original packaging.
Return procedure for MAX4053ACSE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX4053ACSE+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

