My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX4920BETD+
- Part No.:
- MAX4920BETD+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Battery Management
- Package:
- 14-WFDFN Exposed Pad
- Datasheet:
-
MAX4920BETD+.pdf
- Description:
- IC BATT POWER-UP LOGIC
- Quantity:
- Payment:
- Shipping:
Inventory:8,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX4920BETD+ from Maxim Integrated is an overvoltage protection controller with integrated 1.8A pFET switch, designed for battery-powered portable devices requiring robust input fault protection up to +28V. It features a preset 5.80V overvoltage lockout (OVLO), 4.27V undervoltage lockout (UVLO), and internal short-circuit current limiting with 4–16ms blanking time - enabling safe battery switchover in cell phones and digital cameras.
For engineers reviewing the MAX4920BETD+ datasheet, MAX4920BETD+ pinout, MAX4920BETD+ application, or MAX4920BETD+ equivalent, key selection criteria include its 14-pin TDFN package (3mm × 3mm), dual logic-enable inputs (PWR_HOLD/HP_PWR), ACOK/ONOK open-drain status outputs, and compatibility with external n-channel MOSFET configurations for reverse-polarity and adapter/car-kit auto-selection.
Technical Context
The MAX4920BETD+ implements a dual-threshold protection architecture: it monitors IN voltage against fixed OVLO (5.80V) and UVLO (4.27V) thresholds to gate GN1 charge-pump output and control internal pFET switching. Its functional diagram includes independent one-shot timers for ACOK (25ms debounce + 1.2s enable pulse) and HP_PWR (identical timing), both requiring PWR_HOLD assertion to sustain conduction.
Protection logic integrates thermal shutdown (>135°C trip), battery short-circuit detection with current-limit blanking, and low-battery operation mode (BTI < 2.82V) where PWR_ON is disabled. The device uses BiCMOS process and supports back-to-back nFET or single pFET configurations via GP1/GN1 complementary gate drivers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVLO Threshold | 5.80V (typ); triggers immediate GN1 disable and ACOK high-Z when IN exceeds this level - prevents damage from faulty adapters. |
| UVLO Threshold | 4.27V (typ); forces GN1 low and ACOK high-Z when IN drops below this level - reduces quiescent current to 0.4µA in shutdown. |
| Internal pFET RON | 100mΩ (typ at VBTI = 2.7V, I = 0.5A); enables low-loss battery-to-load power path with ≤90mV drop at 900mA. |
| Current Limit | 1.8A (min); clamps BTO output during startup surge or short circuit - blanking time (4–16ms) avoids false trips on large load capacitors. |
| Package | 14-pin TDFN-EP (3mm × 3mm); exposed paddle improves thermal dissipation for sustained 1.8A operation in compact portable layouts. |
| Operating Temp | −40°C to +85°C; specified across full range - supports deployment in consumer handhelds exposed to ambient temperature extremes. |
Pinout & Package
MAX4920BETD+ is housed in a 14-pin TDFN package (3mm × 3mm) with exposed paddle (EP) thermally and electrically connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (GP1) | pFET gate driver output | Pulls external p-channel MOSFET gate low; includes 12.5–19.5V clamp vs. IN to protect FET under +28V fault. |
| 2 (IN) | Adapter input voltage sense | Feeds charge pump for GN1; requires ≥1µF ceramic bypass for ±15kV ESD protection. |
| 3 (GN1) | nFET gate driver output | Charge-pump output (≈2×VIN, clamped to 9.5V); drives external n-channel MOSFET gate above source. |
| 4,5 (BTI) | Battery input supply | Powers internal circuitry and connects to internal pFET source; must be externally tied together. |
| 6 (HP_PWR) | Car-kit detection input | Triggers 1.2s internal pFET enable pulse upon valid transition; debounced for noise immunity. |
| 7 (PWR_ON) | Primary enable input | Logic-high turns on internal pFET; ONOK output reflects inverse state (open-drain). |
| 8 (GND) | Ground reference | Common return for all analog/digital functions; EP must be soldered to GND plane. |
| 9 (ONOK) | PWR_ON status indicator | Open-drain output; high-Z when BTI < 2.15V, pulled high when BTI < 2.82V but >2.15V. |
| 10,11 (BTO) | Battery switch output | Drives load from BTI via internal pFET; both pins must be externally tied together. |
| 12 (PWR_HOLD) | Hold enable input | Maintains pFET conduction after ACOK/HP_PWR one-shot expires - required for sustained operation. |
| 13 (ACOK) | Adapter OK indicator | Open-drain output; pulls low only when IN remains stable between UVLO/OVLO for ≥25ms. |
| 14 (EN) | Shutdown control | High disables all MOSFET drivers and reduces supply current to 0.4µA - enables system-level power gating. |
Key Features
| Feature | Design Value |
|---|---|
| Adapter/car-kit auto-selection | Independent HP_PWR and ACOK one-shot timers (both 1.2s) allow seamless switchover between AC adapter and car-kit power sources without firmware intervention. |
| Integrated low-battery detect | Monitors BTI voltage with 2.65–3.0V low-battery threshold and 1.5% hysteresis - disables PWR_ON control below 2.82V to prevent erratic behavior. |
| Battery short-circuit protection | Hardware-based current limiting (1.8A min) with programmable blanking (4–16ms) ensures reliable turn-on into large capacitive loads while rejecting false faults. |
| Low-cost external nMOS support | GN1 charge pump delivers ≥9.5V gate drive - enables use of standard 4.5V-RDS(ON) n-channel MOSFETs instead of costly p-channel devices. |
| Reverse-polarity protection ready | GP1 clamp (12.5–19.5V) and IN absolute max rating (−0.3V to +30V) support external p-channel FET configuration to block negative input voltages. |
Applications
| Cell Phone Power Management | Digital Still Camera |
|---|---|
Use Scenario: Dual-input power path (AC adapter + Li-ion battery) with automatic source selection and overvoltage fault rejection. IC Role / Device Role / Timing Role: Overvoltage protection controller managing battery switchover via internal pFET; ACOK asserts after 25ms stable input, triggering µP to assert PWR_HOLD. Use Value: Prevents damage from +28V adapter faults while enabling fast (<1.2s) power-up sequence - eliminates need for discrete OVP IC and external logic. | Use Scenario: Compact camera with car-kit charging capability and reverse-polarity protection during field use. IC Role / Device Role / Timing Role: Battery switchover FET controller with HP_PWR-triggered 1.2s enable window; GN1 drives nFET for low RDS(ON) battery path. Use Value: Enables car-kit charging without redesigning power architecture - HP_PWR debounce and one-shot eliminate µP polling overhead. |
| MP3 Player | PDA / Palmtop Device |
Use Scenario: Portable audio player requiring ultra-low shutdown current and robust ESD tolerance on adapter input. IC Role / Device Role / Timing Role: Low-quiescent protection IC; EN pin reduces supply current to 0.4µA in standby; IN bypassed with 1µF for ±15kV ESD compliance. Use Value: Extends battery life in storage mode while maintaining full fault protection - no external enable logic needed. | Use Scenario: Legacy PDA with aging battery and variable adapter quality, needing precise UVLO/OVLO thresholds to avoid brownouts or overvoltage stress. IC Role / Device Role / Timing Role: Precision voltage supervisor with 4.27V UVLO and 5.80V OVLO - rejects marginal 5V adapters while sustaining operation down to 4.27V. Use Value: Eliminates unexpected resets caused by noisy or underspecified wall adapters - improves user experience in enterprise deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4919BETD+ | Higher OVLO (6.38V) and same UVLO (4.27V); identical pinout, timing, and package. | Suitable for systems using 5.5–6.0V adapters where tighter OVLO margin is required. | Select when adapter nominal voltage is ≥5.5V and fault tolerance above 6.0V is critical. |
| MAX4921BETD+ | Lower OVLO (4.65V) and UVLO (2.35V); identical pinout, timing, and package. | Targeted at single-cell LiFePO₄ or low-voltage battery systems where 4.2V max input is typical. | Select for 3.3V–4.2V input rails with strict overvoltage constraints - not interchangeable without layout review. |
Compared with MAX4919BETD+ and MAX4921BETD+, the MAX4920BETD+ provides the optimal OVLO/UVLO balance (5.80V/4.27V) for standard 5V USB adapters, offering wider margin than MAX4921B while avoiding premature tripping common with MAX4919B in noisy environments.
Availability
MAX4920BETD+ is available at Aetrix Electronics and suitable for cell phone, digital still camera, and MP3 player designs requiring stable component supply, precise 5.80V overvoltage protection, and integrated battery switchover functionality.
Supply support for MAX4920BETD+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for portable, industrial, and communications applications.
The MAX4919B/MAX4920B/MAX4921B family is designed for battery-powered portable electronics requiring integrated overvoltage/overcurrent protection, automatic adapter/car-kit selection, and low-quiescent-power battery switchover logic.
FAQ
What is the overvoltage lockout (OVLO) threshold for MAX4920BETD+?
The MAX4920BETD+ has a fixed overvoltage lockout threshold of 5.80V (typical), with ±0.36V variation over temperature. When the IN voltage exceeds this level, the internal pFET is immediately disabled and ACOK enters high-impedance state - protecting downstream circuitry from +28V fault conditions. This value is factory-trimmed and does not require external components.
How does MAX4920BETD+ handle battery short-circuit events?
Upon detecting a short at BTO, the MAX4920BETD+ limits current to 1.8A (minimum) for a blanking period of 4–16ms. If the fault persists beyond this window, the internal pFET latches off until IN, HP_PWR, or PWR_ON is cycled. This behavior is implemented in hardware - no microcontroller intervention is required for fault recovery.
Can MAX4920BETD+ drive an external n-channel MOSFET?
Yes, the MAX4920BETD+ can drive an external n-channel MOSFET using its GN1 charge-pump output, which delivers up to 9.5V (for MAX4920B) referenced to GND. This allows use of cost-effective 4.5V-RDS(ON) nFETs instead of higher-RDS(ON) pFETs - reducing conduction loss and board area in the battery path.
What is the purpose of the ACOK and ONOK pins on MAX4920BETD+?
ACOK is an open-drain output that pulls low only when IN remains within the safe window (4.27V–5.80V) for ≥25ms - signaling stable adapter presence. ONOK is the inverse of PWR_ON and indicates active power hold status. Both outputs interface directly with µP GPIOs without pull-up resistors beyond those specified in the host system's logic voltage domain.
Does MAX4920BETD+ support reverse-polarity protection?
Yes, MAX4920BETD+ supports reverse-polarity protection when used with an external p-channel MOSFET driven by GP1. The GP1 clamp (12.5–19.5V) and IN absolute maximum rating (−0.3V to +30V) ensure safe operation during negative input transients - commonly deployed in ruggedized portable equipment where accidental reverse adapter connection may occur.
MAX4920BETD+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 14-WFDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Battery Protection
- Battery Chemistry:
- -
- Number of Cells:
- 1
- Fault Protection:
- Over Current, Over/Under Voltage, Short Circuit
- Interface:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TDFN-EP (3x3)
MAX4920BETD+ FAQ
1.How can I place an order for MAX4920BETD+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX4920BETD+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX4920BETD+ reliable?
The price and inventory of MAX4920BETD+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX4920BETD+ is usually 5 days.
3.What payment methods are accepted for MAX4920BETD+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX4920BETD+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX4920BETD+?
MAX4920BETD+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX4920BETD+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX4920BETD+?
For technical support, including MAX4920BETD+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX4920BETD+ requirements.
6.How does Aetrix verify that MAX4920BETD+ is sourced from the original manufacturer or authorized distributors?
All MAX4920BETD+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX4920BETD+ meets industry standards.
7.What is the process for return or replacement of MAX4920BETD+?
All MAX4920BETD+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX4920BETD+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX4920BETD+ part is unused and in its original packaging.
Return procedure for MAX4920BETD+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX4920BETD+ Tags
-
BQ29700DSER
Texas Instruments
-
S-8241ABKMC-GBKT2G
ABLIC Inc.
-
S-8241ABPMC-GBPT2G
ABLIC Inc.
-
BQ27427YZFR
Texas Instruments
-
BQ27426YZFR
Texas Instruments
-
STC3117IJT
STMicroelectronics
-
STC3115IJT
STMicroelectronics
-
BQ76925RGER
Texas Instruments
-
NPM1100-QDAA-R
Nordic Semiconductor ASA
-
BQ27441DRZR-G1A
Texas Instruments
-
STC3115AIQT
STMicroelectronics
-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
