My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX4928AETN+
- Part No.:
- MAX4928AETN+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Video Processing
- Package:
- 56-WFQFN Exposed Pad
- Datasheet:
-
MAX4928AETN+.pdf
- Description:
- IC VIDEO PASSIVE SWITCHES 56TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,714
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX4928AETN+ from Maxim Integrated is a high-speed passive hex double-pole/double-throw (6×DPDT) switch designed for routing PCIe Gen I/II and DisplayPort differential signals between GMCH and either a PCIe or DisplayPort connector in ATX desktop PCs. It operates from a single +3.3V supply, supports >5Gbps data rates, delivers >12dB return loss at 2.5GHz, and features 56-pin TQFN packaging with exposed paddle.
For engineers reviewing the MAX4928AETN+ datasheet, MAX4928AETN+ pinout, MAX4928AETN+ application, or MAX4928AETN+ equivalent, key selection criteria include differential insertion loss (-3.3dB at 5GHz), on-resistance (8Ω typ), latch-enabled signal path control, bidirectional operation, and -40°C to +85°C temperature range compliance.
Technical Context
The MAX4928AETN+ implements six independent bidirectional DPDT analog switches using CMOS process technology. Each switch pair routes differential signals between common terminals (IN_, X_, OUT_) and dual destination sets: D_/TX_ (PCIe) and HPD_/RX1_/AUX_/RX0_ (DisplayPort).
Signal path selection is controlled by a single SEL input, while LE latches the state to maintain routing during SEL transitions. The device supports rail-to-rail digital inputs, accepts analog signals up to (VDD − 1.8V), and maintains impedance-controlled paths for AC-coupled 8b/10b encoded signals up to 5Gbps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | +3.0V to +3.6V - Enables direct compatibility with standard 3.3V system rails without level-shifting. |
| Differential Bandwidth | 5GHz - Supports PCIe Gen II (5Gbps) and DisplayPort 1.1a (2.7Gbps) with margin. |
| On-Resistance | 8Ω typical - Minimizes voltage drop and insertion loss in high-speed differential paths. |
| Return Loss | >12dB at 2.5GHz - Ensures signal integrity by reducing reflections in impedance-matched traces. |
| Supply Current | 850µA max - Enables low-power system-level power budgeting without active regulation overhead. |
| Operating Temperature | -40°C to +85°C - Qualified for extended industrial and desktop PC thermal environments. |
| Insertion Loss | -3.3dB at 5GHz - Quantifies signal attenuation across active path; critical for eye diagram compliance. |
| Off-Isolation | -22dB at 3GHz - Prevents crosstalk between active and inactive signal pairs during switching. |
Pinout & Package
MAX4928AETN+ is housed in a 5mm × 11mm, 56-pin TQFN package with exposed paddle (EP) that must be connected to GND for thermal and electrical performance. Pin count and layout conform to industry-standard footprint for drop-in PCB integration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,11,16,20,21,28,29,35,48,49,56) | Ground reference | Provides low-impedance return path for analog and digital signals; EP must be soldered to solid ground plane. |
| VDD (Pins 6,17,22,27,34,50,55) | Power supply input | +3.3V supply requiring local 0.1µF ceramic bypass capacitor placement adjacent to each VDD pin. |
| IN0+ / IN0− to IN3+ / IN3− (Pins 2–3,4–5,7–8,9–10) | Common analog inputs (4 pairs) | Bidirectional differential inputs routed to either PCIe TX/D or DisplayPort HPD/AUX destinations. |
| X+ / X− (Pins 14–15) | Common analog input (1 pair) | Routed to HPD1/HPD2 (DisplayPort hot-plug detect) or RX1+/RX1− (DisplayPort AUX channel). |
| OUT+ / OUT− (Pins 12–13) | Common analog input (1 pair) | Routed to AUX+/AUX− (DisplayPort AUX) or RX0+/RX0− (DisplayPort main link). |
| D0+ / D0− to D3+ / D3− (Pins 42–43,40–41,38–39,36–37) | PCIe destination outputs (4 pairs) | Connect to PCIe Gen II TX0–TX3 lanes; support AC-coupled 5Gbps differential signaling. |
| TX0+ / TX0− to TX3+ / TX3− (Pins 54–53,52–51,47–46,45–44) | PCIe source inputs (4 pairs) | Accept PCIe Gen II RX0–RX3 from GMCH; enable bidirectional PCIe lane sharing. |
| HPD1 / HPD2 (Pins 24–23) | DisplayPort hot-plug detect | Supports DisplayPort v1.1a HPD signaling; routed via X+ / X− when SEL = 0. |
| AUX+ / AUX− (Pins 26–25) | DisplayPort AUX channel | Carries bidirectional sideband communication; routed via OUT+ / OUT− when SEL = 0. |
| RX0+ / RX0− / RX1+ / RX1− (Pins 33–32,31–30) | DisplayPort main/link channels | Support DisplayPort main link (RX0) and AUX channel (RX1); routed via OUT/X when SEL = 0. |
| SEL (Pin 18) | Digital control input | Selects signal path: SEL = 0 → DisplayPort (D_/HPD_/AUX_), SEL = 1 → PCIe (TX_/RX1_/RX0_). |
| LE (Pin 19) | Latch enable input | When high, freezes current switch state regardless of SEL transitions; enables glitch-free reconfiguration. |
Key Features
| Feature | Design Value |
|---|---|
| Six bidirectional DPDT switch pairs | Enables full PCIe Gen II x4 or DisplayPort main + AUX + HPD routing in one IC-eliminates discrete switch arrays and reduces BOM count. |
| Single +3.3V supply operation | Removes need for auxiliary voltage rails or level translators, simplifying power delivery and reducing board area. |
| 5Gbps data rate support | Meets PCIe Gen II eye mask requirements with measured -3.3dB insertion loss at 5GHz and -22dB off-isolation at 3GHz. |
| Industry-standard pinout | Ensures mechanical and layout compatibility with existing socket footprints and routing guidelines for TQFN-56 packages. |
| Latch-enabled control (LE) | Prevents transient misrouting during SEL signal transitions-critical for stable hot-plug and dynamic reconfiguration. |
| Exposed paddle thermal pad | Reduces θJA to 24.4°C/W, enabling reliable operation at full bandwidth under +85°C ambient conditions. |
Applications
| PCIe Graphics Switching | DisplayPort Source Multiplexing |
|---|---|
|
Use Scenario: Routing PCIe Gen II x4 lanes from GMCH to discrete GPU or onboard graphics controller based on BIOS configuration or OS driver selection. IC Role / Device Role / Timing Role: Passive signal path selector managing bidirectional PCIe TX/RX lanes with sub-120ns turn-on time and latch-hold stability. Use Value: Enables single-board dual-graphics architecture without PCIe retimers or protocol-aware switches-reducing latency and component cost. |
Use Scenario: Sharing DisplayPort main link, AUX channel, and HPD lines between integrated GPU and external DP port in compact ATX motherboards. IC Role / Device Role / Timing Role: High-fidelity analog multiplexer preserving AC-coupled 8b/10b encoding integrity across all three DP signal domains. Use Value: Eliminates need for separate DP switches per channel, maintaining <12dB return loss at 2.5GHz and supporting DP 1.1a compliance. |
| Desktop PC I/O Flexibility | GMCH Signal Consolidation |
|
Use Scenario: Dynamic allocation of high-speed serial links in modular desktop platforms where PCIe or DisplayPort connectivity is user-configurable at boot. IC Role / Device Role / Timing Role: Centralized analog routing hub with SEL/LE control interface compatible with SMBus or GPIO-based system management controllers. Use Value: Reduces PCB layer count by consolidating six differential pairs into one 5mm×11mm footprint-improving signal integrity and easing layout. |
Use Scenario: Minimizing GMCH pin count by converging PCIe and DisplayPort output paths onto shared physical lanes before fanout to connectors. IC Role / Device Role / Timing Role: Bidirectional passive switch enabling GMCH to drive either PCIe TX or DP TX depending on active display mode or expansion card presence. Use Value: Lowers ASIC I/O count and package complexity while maintaining full Gen II bandwidth and DP 2.7Gbps capability without protocol translation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed analog switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4928BETN+ | Identical electrical specs and pinout, but optimized for BTX form factor; differs only in recommended mechanical implementation and default routing topology. | Targeted at BTX desktops with different GMCH-to-connector trace lengths and thermal constraints. | Select MAX4928BETN+ only when BTX mechanical layout and signal path geometry match design intent. |
| TS3USB30E | 3-channel USB 3.0 switch (5Gbps), smaller 16-pin QFN, no latch input, lower channel count, and no DisplayPort HPD/AUX support. | Intended for USB 3.0 host/device switching-not suitable for PCIe/DP co-routing or multi-channel consolidation. | Use TS3USB30E only for dedicated USB 3.0 path selection; not a functional substitute for MAX4928AETN+'s six DPDT PCIe/DP routing capability. |
Compared with MAX4928BETN+, the MAX4928AETN+ shares identical electrical performance and pinout but targets ATX-specific GMCH-to-connector routing geometries; compared with TS3USB30E, it provides triple the channel count, latch control, and DisplayPort-specific signal handling-making it irreplaceable for PCIe/DP dual-mode motherboard designs.
Availability
MAX4928AETN+ is available at Aetrix Electronics and suitable for desktop PC motherboard design, PCIe graphics routing, and DisplayPort source multiplexing requiring stable component supply, long-lifecycle support, and RoHS-compliant lead-free packaging.
Supply support for MAX4928AETN+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and RF solutions for computing, communications, and industrial systems.
The MAX4928AETN+ belongs to Maxim's high-speed interface switch product line, engineered specifically for PCIe Gen I/II and DisplayPort signal routing in space-constrained ATX desktop platforms with strict signal integrity requirements.
FAQ
What is the primary function of the MAX4928AETN+ in a desktop PC motherboard?
The MAX4928AETN+ serves as a high-speed passive analog switch that routes PCIe Gen II and DisplayPort differential signals between the graphics memory controller hub (GMCH) and either a PCIe graphics slot or DisplayPort connector. Its six DPDT switch pairs enable dynamic, latch-controlled selection of signal paths without protocol translation or active buffering-making it essential for flexible I/O architectures in ATX-form-factor desktops.
Does the MAX4928AETN+ require external level-shifting circuitry when used with standard 3.3V logic?
No, the MAX4928AETN+ operates natively from a single +3.3V supply (3.0V to 3.6V) and accepts rail-to-rail digital control inputs (SEL and LE). Its VIH threshold is 1.4V and VIL is 0.5V, ensuring full compatibility with standard 3.3V CMOS logic without level shifters. Analog signal levels are supported up to (VDD − 1.8V), aligning with PCIe and DisplayPort AC-coupled signaling requirements.
How does the latch enable (LE) pin improve system reliability in the MAX4928AETN+?
The LE pin on the MAX4928AETN+ freezes the current switch state when driven high, preventing unintended signal path changes during SEL input transitions or noise events. This eliminates glitches during hot-plug detection, BIOS reconfiguration, or OS-driven mode switching-ensuring stable PCIe or DisplayPort link training and maintaining signal integrity in real-time reconfigurable desktop platforms.
Can the MAX4928AETN+ be used in both PCIe-only and DisplayPort-only applications?
Yes, the MAX4928AETN+ supports both configurations: SEL = 1 routes all six differential pairs to PCIe TX/RX lanes (D_/TX_), while SEL = 0 routes them to DisplayPort destinations (HPD_/AUX_/RX0_/RX1_). Its bidirectional architecture allows use as a pure PCIe switch, pure DisplayPort switch, or hybrid router-enabling hardware reuse across multiple motherboard SKUs without redesign.
What thermal considerations apply to the MAX4928AETN+ in continuous 5Gbps operation?
The MAX4928AETN+ has a junction-to-ambient thermal resistance (θJA) of 24.4°C/W and requires the exposed paddle (EP) to be soldered to a solid ground plane. Under full 5Gbps operation at +85°C ambient, its 850µA max supply current and CMOS process result in minimal self-heating; however, proper PCB layout-including short, impedance-controlled traces and localized 0.1µF bypass capacitors at each VDD pin-is essential to maintain signal integrity and thermal stability.
MAX4928AETN+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- PCI Express® (PCIe)
- Package/Case:
- 56-WFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Switch
- Applications:
- Consumer Video
- Standards:
- -
- Control Interface:
- Analog Voltage
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 56-TQFN (11x5)
MAX4928AETN+ FAQ
1.How can I place an order for MAX4928AETN+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX4928AETN+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX4928AETN+ reliable?
The price and inventory of MAX4928AETN+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX4928AETN+ is usually 5 days.
3.What payment methods are accepted for MAX4928AETN+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX4928AETN+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX4928AETN+?
MAX4928AETN+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX4928AETN+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX4928AETN+?
For technical support, including MAX4928AETN+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX4928AETN+ requirements.
6.How does Aetrix verify that MAX4928AETN+ is sourced from the original manufacturer or authorized distributors?
All MAX4928AETN+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX4928AETN+ meets industry standards.
7.What is the process for return or replacement of MAX4928AETN+?
All MAX4928AETN+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX4928AETN+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX4928AETN+ part is unused and in its original packaging.
Return procedure for MAX4928AETN+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX4928AETN+ Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
